


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	250				
R _{DS(on)} (Ω)	V _{GS} = 10 V 2.0				
Q _g (Max.) (nC)	8.2				
Q _{gs} (nC)	1.8				
Q _{gd} (nC)	4.5				
Configuration	Single				



N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR214, SiHFR214)
- Straight Lead (IRFU214, SiHFU214)
- Available in Tape and Reel
- Fast Switching
- Ease of Paralleling



DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU, SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free and Halogen-free	SiHFR214-GE3	SiHFR214TRL-GE3	SiHFR214TR-GE3	SiHFR214TRR-GE3	SiHFU214-GE3		
Lead (Pb)-free	IRFR214PbF	IRFR214TRLPbF ^a	IRFR214TRPbF ^a	-	IRFU214PbF		
	SiHFR214-E3	SiHFR214TL-E3 ^a	SiHFR214T-E3 ^a	-	SiHFU214-E3		

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	250	v	
Gate-Source Voltage			V _{GS}	± 20	v
Continuous Drain Current V_{GS} at 10 V $T_C = 25 \degree C$ $T_C = 100 \degree C$				2.2	
Continuous Drain Current	ID	1.4	А		
Pulsed Drain Current ^a	I _{DM}	8.8			
Linear Derating Factor		0.20	M//00		
Linear Derating Factor (PCB Mount) ^e		0.020	- W/°C		
Single Pulse Avalanche Energy ^b		E _{AS}	190	mJ	
Repetitive Avalanche Current ^a		I _{AR}	2.2	Α	
Repetitive Avalanche Energy ^a		E _{AR}	2.5	mJ	
Maximum Power Dissipation	PD	25	W		
Maximum Power Dissipation (PCB Mount) ^e	PD	2.5	W		
Peak Diode Recovery dV/dt ^c		dV/dt	4.8	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) ^d					

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

- b. V_{DD} = 50 V, Starting T_J = 25 °C, L = 62 mH, R_g = 25 Ω , I_{AS} = 2.2 A (see fig. 12).
- c. $I_{SD} \le 2.2$ A, dl/dt ≤ 65 Å/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 Material).





THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static		<u>.</u>					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		250	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I _D = 1 mA	-	0.39	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	- V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	IDSS	-	= 250 V, V _{GS} = 0 V	-	-	25	μA
	-000	V _{DS} = 200 V	∕, V _{GS} = 0 V, T _J = 125 °C	-	-	250	P
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 1.3 A ^b	-	-	2.0	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 1.3 A	0.80	-	-	S
Dynamic							
Input Capacitance	Ciss		$V_{GS} = 0 V$,	-	140	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 V,$	-	42	-	pF
Reverse Transfer Capacitance	C _{rss}	t = 1	.0 MHz, see fig. 5	-	9.6	-	
Total Gate Charge	Qg			-	-	8.2	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 2.7 \text{ A}, V_{DS} = 200 \text{ V},$ see fig. 6 and 13 ^b	-	-	1.8	
Gate-Drain Charge	Q _{gd}			-	-	4.5	
Turn-On Delay Time	t _{d(on)}		·	-	7.0	-	
Rise Time	t _r		125 V, I _D = 2.7 A,	-	7.6	-	- ns
Turn-Off Delay Time	t _{d(off)}		$R_D = 45 \Omega$, see fig. 10^{b}	-	16	-	
Fall Time	t _f			-	7.0	-	
Internal Drain Inductance	L _D	Between lead 6 mm (0.25")	·	-	4.5	-	- nH
Internal Source Inductance	L _S	package and die contact	center of	-	7.5	-	
Drain-Source Body Diode Characteristic	s	-					
Continuous Source-Drain Diode Current	IS	MOSFET sym showing the	bol	-	-	2.2	_
Pulsed Diode Forward Current ^a	I _{SM}	integral revers p - n junction		-	-	8.8	A
Body Diode Voltage	V_{SD}	T _J = 25 °C	, $I_{\rm S}$ = 2.2 A, $V_{\rm GS}$ = 0 V ^b	-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T 05 00 1	074 11/14 100 4/ 5	-	190	390	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$I_{\rm J} = 25 {}^{\circ}{\rm C}, I_{\rm F}$	= 2.7 A, dl/dt = 100 A/µs ^b	-	0.65	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	-on is dor	ninated b	v Ls and	Ln)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$

www.vishay.com

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature



Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Switching Time Test Circuit




Fig. 11 - Switching Time Waveforms




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Maximum Avalanche Energy vs. Drain Current




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit





Note

a. $V_{\rm GS}$ = 5 V for logic level devices

Fig. 18 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91269.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





TO-252AA Case Outline

VERSION 1: FACILITY CODE = Y








	MILLIMETERS			
DIM.	MIN.	MAX.		
А	2.18	2.38		
A1	-	0.127		
b	0.64	0.88		
b2	0.76	1.14		
b3	4.95	5.46		
С	0.46	0.61		
C2	0.46	0.89		
D	5.97	6.22		
D1	4.10	-		
E	6.35	6.73		
E1	4.32	-		
Н	9.40	10.41		
е	2.28	BSC		
e1	4.56	BSC		
L	1.40	1.78		
L3	0.89	1.27		
L4	-	1.02		
L5	1.01	1.52		

Note

• Dimension L3 is for reference only



VERSION 2: FACILITY CODE = N



	MILLIMETERS				
DIM.	MIN.	MAX.			
A	2.18	2.39			
A1	-	0.13			
b	0.65	0.89			
b1	0.64	0.79			
b2	0.76	1.13			
b3	4.95	5.46			
С	0.46	0.61			
c1	0.41	0.56			
c2	0.46	0.60			
D	5.97	6.22			
D1	5.21	-			
E	6.35	6.73			
E1	4.32	-			
е	2.29	BSC			
Н	9.94	10.34			

	MILLIMETERS				
DIM.	MIN.	MAX.			
L	1.50	1.78			
L1	2.74	l ref.			
L2	0.51	BSC			
L3	0.89	1.27			
L4	-	1.02			
L5	1.14	1.49			
L6	0.65	0.85			
θ	0°	10°			
θ1	0°	15°			
θ2	25°	35°			

Notes

• Dimensioning and tolerance confirm to ASME Y14.5M-1994

• All dimensions are in millimeters. Angles are in degrees

• Heat sink side flash is max. 0.8 mm

Radius on terminal is optional

ECN: E19-0649-Rev. Q, 16-Dec-2019 DWG: 5347



TO-251AA (HIGH VOLTAGE)



	MILLIMETERS		INCHES			MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.	MA
А	2.18	2.39	0.086	0.094	D1	5.21	-	0.205	-
A1	0.89	1.14	0.035	0.045	E	6.35	6.73	0.250	0.2
b	0.64	0.89	0.025	0.035	E1	4.32	-	0.170	-
b1	0.65	0.79	0.026	0.031	е	2.29	BSC	2.29	BSC
b2	0.76	1.14	0.030	0.045	L	8.89	9.65	0.350	0.3
b3	0.76	1.04	0.030	0.041	L1	1.91	2.29	0.075	0.0
b4	4.95	5.46	0.195	0.215	L2	0.89	1.27	0.035	0.0
с	0.46	0.61	0.018	0.024	L3	1.14	1.52	0.045	0.0
c1	0.41	0.56	0.016	0.022	θ1	0'	15'	0'	15
c2	0.46	0.86	0.018	0.034	θ2	25'	35'	25'	35
D	5.97	6.22	0.235	0.245		•	•	•	

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.