


Sample &

Buv





SCES640E - JANUARY 2007 - REVISED OCTOBER 2014

Support &

Community

**.**...

# TXS0102 2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull **Applications**

Technical

Documents

# Features

- No Direction-Control Signal Needed
- Max Data Rates
  - 24 Mbps (Push Pull)
  - 2 Mbps (Open Drain)
- Available in the Texas Instruments NanoStar™ Package
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port ( $V_{CCA} \leq V_{CCB}$ )
- V<sub>CC</sub> Isolation Feature: If Either V<sub>CC</sub> Input Is at • GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V<sub>CCA</sub> or V<sub>CCB</sub> Can Be Ramped First
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - A Port
    - 2500-V Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)
  - B Port
    - 8-kV Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)

# 2 Applications

- I<sup>2</sup>C/SMBus
- UART
- GPIO

# 3 Description

Tools &

Software

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable powersupply rails, with the A ports supporting operating voltages from 1.65 V to 3.6 V while it tracks the V<sub>CCA</sub> supply, and the B ports supporting operating voltages from 2.3 V to 5.5 V while it tracks the  $V_{CCB}$  supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.


When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information."									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	SSOP (8)	2.95 mm x 2.80 mm							
	VSSOP (8)	2.30 mm x 2.00 mm							
TXS0102	X2SON (8)	1.40 mm x 1.00 mm							
	A230N (0)	1.80 mm x 1.20 mm							
	DSBGA (8)	1.90 mm x 0.90 mm							

### ovice Information(1)

(1) For all available packages, see the orderable addendum at the end of the datasheet.



# **Typical Application Block Diagram for TXS010X**



# **Table of Contents**

1	Feat	ures 1
2	App	lications 1
3	Dese	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Timing Requirements (V <sub>CCA</sub> = 1.8 V $\pm$ 0.15 V)7
	6.7	Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )
	6.8	Timing Requirements (V <sub>CCA</sub> = $3.3 \text{ V} \pm 0.3 \text{ V}$ )
	6.9	Switching Characteristics (V <sub>CCA</sub> = 1.8 V $\pm$ 0.15 V) 8
	6.10	Switching Characteristics (V <sub>CCA</sub> = 2.5 V $\pm$ 0.2 V) 9
	6.11	Switching Characteristics (V <sub>CCA</sub> = $3.3 \text{ V} \pm 0.3 \text{ V}$ ). 10
	6.12	Typical Characteristics 11

7	Para	meter Measurement Information	12
8	Deta	iled Description	13
	8.1	Overview	13
	8.2	Functional Block Diagram	13
	8.3	Feature Description	13
	8.4	Device Functional Modes	15
9	Appl	lication and Implementation	16
	9.1	Application Information	16
	9.2	Typical Application	16
10	Pow	er Supply Recommendations	18
11	Layo	out	18
	11.1	Layout Guidelines	18
	11.2	Layout Example	18
12	Devi	ice and Documentation Support	19
	12.1	Trademarks	19
	12.2	Electrostatic Discharge Caution	19
	12.3	Glossary	19
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	19

Copyright © 2007-2014, Texas Instruments Incorporated

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (March 2011) to Revision E

#### Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

#### Changes from Revision C (May 2009) to Revision D




www.ti.com

Page

Page



# 5 Pin Configuration and Functions



#### DQE OR DQM PACKAGE (TOP VIEW)

V <sub>cca</sub> A1	112	ī_8_	V <sub>CCB</sub>
		1_7_	B1
A2	3_1	ī_6_	B2
GND	_4_I	ī_5_	OE

YZP PACKAGE (BOTTOM VIEW)

	0) 4 5 02	
$V_{\rm CCA}$	©1 3 6 ©2 ®1 2 7 ®2	OE
GND	B) 2 7 B2	V <sub>CCB</sub>
B2	A1 1 8 A2	B1

#### **Pin Functions**

	NO.				
DCT, DCU	DQE, DQM	YZP	NAME	TYPE	FUNCTION
1	6	A1	B2	I/O	Input/output B. Referenced to V <sub>CCB</sub> .
2	4	B1	GND	GND	Ground
3	1	C1	V <sub>CCA</sub>	Power	A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>
4	3	D1	A2	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
5	2	D2	A1	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
6	5	C2	OE	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}.$
7	8	B2	V <sub>CCB</sub>	Power	B-port supply voltage. 2.3 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V
8	7	A2	B1	I/O	Input/output B. Referenced to V <sub>CCB</sub> .

# 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range	-0.5	4.6	V	
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
V	Input voltage range <sup>(2)</sup>	A port	-0.5	4.6	V
VI		B port	-0.5	6.5	v
V	Voltage range applied to any output	A port	-0.5	4.6	V
Vo	in the high-impedance or power-off state <sup>(2)</sup>	B port	-0.5	6.5	v
V	Voltage range applied to any output in the high or low state $^{(2)(3)}$	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	voltage range applied to any output in the high of low state (10)	B port	-0.5	V <sub>CCB</sub> + 0.5	v
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current		±50	mA	
	Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND			±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature ran	-65	150	°C	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins, A $\mathrm{Port}^{(1)}$	-2500	2500	kV
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins, B Port $^{\left( 1\right) }$	-8	8	
(202)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{(2)}$	-1500	1500	V
		250-V Machine Model (A115-A), all pins	-250	250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

V<sub>CCI</sub> is the supply voltage associated with the input port. V<sub>CCO</sub> is the supply voltage associated with the output port.

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage <sup>(1)</sup>				1.65	3.6	V
V <sub>CCB</sub>	Supply voltage				2.3	5.5	V
		A port 1/Op	1.65 V to 1.95 V		$V_{CCI} - 0.2$	V <sub>CCI</sub>	
V	High-level	A-port I/Os	2.3 V to 3.6 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V
VIH	input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	v
		OE input		2.3 V 10 5.5 V	V <sub>CCA</sub> × 0.65	5.5	
		A-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15	
$V_{IL}^{(2)}$	Low-level input voltage	B-port I/Os			0	0.15	V
	input voltage	OE input			0	$V_{CCA} \times 0.35$	
		A-port I/Os, push-pull driving				10	
Δt/Δv	Input transition rise or fall rate	B-port I/Os, push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V
		Control input				10	
T <sub>A</sub>	Operating free-air temperature				-40	85	°C

(1)

 $V_{CCA}$  must be less than or equal to  $V_{CCB}$ , and  $V_{CCA}$  must not exceed 3.6 V. The maximum  $V_{IL}$  value is provided to ensure that a valid  $V_{OL}$  is maintained. The  $V_{OL}$  value is  $V_{IL}$  plus the voltage drop across the pass-(2) gate transistor.

### 6.4 Thermal Information

		TXS0102						
	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	DQE	DQM	YZP	UNIT	
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	182.6	199.1	199.3	239.3	105.8		
R <sub>θJC(to</sub>	Junction-to-case (top) thermal resistance	113.3	72.4	26.4	106.7	1.6		
$R_{\theta JB}$	Junction-to-board thermal resistance	94.9	77.8	78.6	130.4	10.8	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	39.4	6.2	5.9	8.2	3.1	C/VV	
$\psi_{JB}$	Junction-to-board characterization parameter	93.9	77.4	78.0	130.2	10.8		
R <sub>θJC(b</sub> ot)	Junction-to-case (bottom) thermal resistance	-	-	-	-	-		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SCES640E - JANUARY 2007 - REVISED OCTOBER 2014

#### EXAS STRUMENTS

www.ti.com

# 6.5 Electrical Characteristics<sup>(1)(2)(3)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

-		TEST	N	V	Tے	( = 25°	С	–40°C to 85	°C	
PARAMETER		CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
V <sub>OHA</sub>		$\begin{array}{l} I_{OH} = -20 \ \mu \text{A}, \\ V_{IB} \ \geq V_{CCB} \ - \ 0.4 \ \text{V} \end{array}$	1.65 V to 3.6 V	2.3 V to 5.5 V				V <sub>CCA</sub> × 0.67		V
V <sub>OLA</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
V <sub>OHB</sub>		$\begin{array}{l} I_{OH} = -20 \ \mu \text{A}, \\ V_{IA} \ \geq V_{CCA} \ - \ 0.2 \ \text{V} \end{array}$	1.65 V to 3.6 V	2.3 V to 5.5 V				V <sub>CCB</sub> × 0.67		V
V <sub>OLB</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
I <sub>I</sub>	OE		1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μA
	A port		0 V	0 V to 5.5 V			±1		±2	μA
I <sub>off</sub>	B port		0 to 3.6 V	0 V			±1		±2	μA
I <sub>OZ</sub>	A or B port		1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μA
		$V_I = V_O = open,$ $I_O = 0$	1.65 V to $V_{\rm CCB}$	2.3 V to 5.5 V					2.4	
I <sub>CCA</sub>			3.6 V	0 V					2.2	μA
		10 - 0	0 V	5.5 V					-1	
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V					12	
I <sub>CCB</sub>		$V_1 = V_0 = open,$ $I_0 = 0$	3.6 V	0 V					-1	μA
		10 - 0	0 V	5.5 V					1	
I <sub>CCA</sub> -	+ I <sub>CCB</sub>	$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V					14.4	μA
CI	OE		3.3 V	3.3 V		2.5			3.5	pF
	A or B port		3.3 V	3.3 V		10				
Cio	A port					5		6		pF
	B port					6		7.5		

 $\begin{array}{ll} \mbox{(1)} & V_{CCI} \mbox{ is the } V_{CC} \mbox{ associated with the input port.} \\ \mbox{(2)} & V_{CCO} \mbox{ is the } V_{CC} \mbox{ associated with the output port.} \\ \mbox{(3)} & V_{CCA} \mbox{ must be less than or equal to } V_{CCB}, \mbox{ and } V_{CCA} \mbox{ must not exceed 3.6 V.} \\ \end{array}$ 



# 6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

		1 0				,						
				V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3. ± 0.3	.3 V V	V <sub>CC</sub> = ± 0.5	5 V V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX			
	Data rate	Push-pull driving			21		22		24	Mbps		
	Data Tale	Open-drain driving			2		2		2	wipps		
	Pulse	Push-pull driving	Data inputa	47		45		41				
<sup>t</sup> w duration	Open-drain driving	Data inputs	500		500		500		ns			

# 6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CCB</sub> = 2 ± 0.2	.5 V V	V <sub>CC</sub> = 3. ± 0.3	3 V V	V <sub>CC</sub> = ± 0.5	5 V V	UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX		
	Data rata	Push-pull driving			20		22		24	Mana	
	Data rate	Open-drain driving			2		2		2	Mbps	
	t <sub>w</sub> Pulse duration	Push-pull driving	Data innuta	50		45		41			
τ <sub>w</sub>		Open-drain driving	Data inputs	500		500		500		ns	

# 6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

				V <sub>CC</sub> = 3.3 ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V	UNIT	
				MIN	MAX	MIN	MAX	
	Data rata	Push-pull driving		23		24	Mhaa	
	Data rate	Open-drain driving		2		2	Mbps	
	t., Pulse duration	Push-pull driving	Data inputa	43 500		41 500		2
۱ <sub>w</sub>		Open-drain driving	Data inputs					ns

SCES640E – JANUARY 2007 – REVISED OCTOBER 2014

# 6.9 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

PARAMETER	FROM	TO	TEST CONDITIONS	V <sub>CCB</sub> = ± 0.2	2.5 V 2 V	V <sub>CCB</sub> = ± 0.3	3.3 V 3 V	V <sub>CCB</sub> = ± 0.5	UNIT		
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX		
			Push-pull driving		5.3		5.4		6.8		
t <sub>PHL</sub>	٨	P	Open-drain driving	2.3	8.8	2.4	9.6	2.6	10		
	A	В	Push-pull driving		6.8		7.1		7.5	ns	
t <sub>PLH</sub>			Open-drain driving	45	260	36	208	27	198		
			Push-pull driving		4.4		4.5		4.7		
t <sub>PHL</sub>	В	•	Open-drain driving	1.9	5.3	1.1	4.4	1.2	4	20	
	Б	A	Push-pull driving		5.3		4.5		0.5	ns	
t <sub>PLH</sub>			Open-drain driving	45	175	36	140	27	102		
t <sub>en</sub>	OE	A or B			200		200		200	ns	
t <sub>dis</sub>	OE	A or B			50		40		35	ns	
	A-port rise time		Push-pull driving	3.2	9.5	2.3	9.3	2	7.6	ns	
t <sub>rA</sub>			Open-drain driving	38	165	30	132	22	95		
	P port r	ise time	Push-pull driving	4	10.8	2.7	9.1	2.7	7.6	2	
t <sub>rB</sub>	в-роп г	ise time	Open-drain driving	34	145	23	106	10	58	ns	
	Aport	fall time	Push-pull driving	2	5.9	1.9	6	1.7	13.3		
t <sub>fA</sub>	А-рон і	air ume	Open-drain driving	4.4	6.9	4.3	6.4	4.2	6.1		
	Dearth	fall time	Push-pull driving	2.9	13.8	2.8	16.2	2.8	16.2	ns	
t <sub>fB</sub>	в-роп і	fall time	Open-drain driving	6.9	13.8	7.5	16.2	7	16.2		
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7		0.7		0.7	ns	
Max data rate			Push-pull driving	21		22		24		Mbps	
wax udia iale			Open-drain driving	2		2		2		wups	



# 6.10 Switching Characteristics ( $V_{CCA} = 2.5 V \pm 0.2 V$ )

PARAMETER	FROM	TO	TEST CONDITIONS	V <sub>CCB</sub> = ± 0.2	2.5 V 2 V	V <sub>CCB</sub> = ± 0.3		V <sub>CCB</sub> = ± 0.5	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		3.2		3.7		3.8	
t <sub>PHL</sub>	٨	P	Open-drain driving	1.7	6.3	2	6	2.1	5.8	]
	A	В	Push-pull driving		3.5		4.1		4.4	ns
t <sub>PLH</sub>			Open-drain driving	43	250	36	206	27	190	
			Push-pull driving		3		3.6		4.3	
t <sub>PHL</sub>	P	•	Open-drain driving	1.8	4.7	2.6	4.2	1.2	4	]
	В	A	Push-pull driving		2.5		1.6		1	ns
t <sub>PLH</sub>			Open-drain driving	44	170	37	140	27	103	
t <sub>en</sub>	OE	A or B			200		200		200	ns
t <sub>dis</sub>	OE	A or B			50		40		35	ns
	A port r	iaa tima	Push-pull driving	2.8	7.4	2.6	6.6	1.8	5.6	
t <sub>rA</sub>	A-port rise time		Open-drain driving	34	149	28	121	24	89	ns
4	Deserte		Push-pull driving	3.2	8.3	2.9	7.2	2.4	6.1	
t <sub>rB</sub>	B-port r	ise time	Open-drain driving	35	151	24	112	12	64	ns
	Anorth	fall time	Push-pull driving	1.9	5.7	1.9	5.5	1.8	5.3	
t <sub>fA</sub>	А-роп і	fall time	Open-drain driving	4.4	6.9	4.3	6.2	4.2	5.8	ns
	December	fall time	Push-pull driving	2.2	7.8	2.4	6.7	2.6	6.6	
t <sub>fB</sub>	В-роп	fall time	Open-drain driving	5.1	8.8	5.4	9.4	5.4	10.4	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7		0.7		0.7	ns
Max data rate			Push-pull driving	20		22		24		Mhac
IVIAX UALA TALE			Open-drain driving	2		2		2		Mbps

SCES640E – JANUARY 2007 – REVISED OCTOBER 2014


www.ti.com

# 6.11 Switching Characteristics ( $V_{CCA} = 3.3 V \pm 0.3 V$ )

PARAMETER	FROM	TO	TEST CONDITIONS	V <sub>CCB</sub> = ± 0.3	3.3 V 3 V	V <sub>CCB</sub> = ± 0.5	UNIT			
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX			
			Push-pull driving		2.4		3.1			
t <sub>PHL</sub>	٨	P	Open-drain driving	1.3	4.2	1.4	4.6			
	A	В	Push-pull driving		4.2		4.4	ns		
t <sub>PLH</sub>			Open-drain driving	36	204	28	165			
			Push-pull driving		2.5		3.3			
t <sub>PHL</sub>	В	•	Open-drain driving	1	124	1	97			
	Б	A	Push-pull driving		2.5		2.6	ns		
t <sub>PLH</sub>			Open-drain driving	3	139	3	105			
t <sub>en</sub>	OE	A or B			200		200	ns		
t <sub>dis</sub>	OE	A or B			40		35	ns		
	A-port rise time		Push-pull driving	2.3	5.6	1.9	4.8	8 ns		
t <sub>rA</sub>	A-port i	ise time	Open-drain driving	25	116	19	85	115		
	Desert	in a time a	Push-pull driving	2.5	6.4	2.1	7.4			
t <sub>rB</sub>	в-роп і	rise time	Open-drain driving	26	116	14	72	ns		
	Anort	fall time	Push-pull driving	2	5.4	1.9	5	20		
t <sub>fA</sub>	А-роп	fall time	Open-drain driving	4.3	6.1	4.2	5.7	ns		
	Desert		Push-pull driving	2.3	7.4	2.4	7.6			
t <sub>fB</sub>	в-роп	fall time	Open-drain driving	5	7.6	4.8	8.3	ns		
t <sub>SK(O)</sub>	Channel-to-o	channel skew			0.7		0.7	ns		
Max data rate			Push-pull driving	23		24		Mhnc		
wax uata rate			Open-drain driving	2		2		Mbps		




### 6.12 Typical Characteristics





### 7 Parameter Measurement Information



- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms




## 8 Detailed Description

### 8.1 Overview

The TXS0102 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate.  $10-k\Omega$  pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Architecture

The TXS0102 architecture (see Figure 5) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.



### Feature Description (continued)




Figure 5. Architecture of a TXS01xx Cell

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this autodirection feature is realized.

The TXS0102 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

1) An N-channel pass-gate transistor topology that ties the A-port to the B-port

and

2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pull-up resistors are included on the device for dc current sourcing capability. The  $V_{GATE}$  gate bias of the N-channel pass transistor is set at approximately one threshold voltage ( $V_T$ ) above the  $V_{CC}$  level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k $\Omega$  pull-up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase. To minimize dynamic I<sub>CC</sub> and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

### 8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or pushpull) drivers that are interfaced to the TXS0102 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-k $\Omega$  pullup resistors.

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the edge-rate and output impedance of the external device driving TXS0102 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the  $t_{PHL}$  and max data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .



### Feature Description (continued)

### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXS0102 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

### 8.3.4 Enable and Disable

The TXS0102 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time ( $t_{dis}$ ) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

### 8.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k $\Omega$  pullup resistor to V<sub>CCA</sub>, and each B-port I/O has an internal 10-k $\Omega$  pullup resistor to V<sub>CCB</sub>. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V<sub>CCA</sub> or V<sub>CCB</sub> (in parallel with the internal 10-k $\Omega$  resistors). Adding lower value pull-up resistors will effect V<sub>OL</sub> levels, however. The internal pull-ups of the TXS0102 are disabled when the OE pin is low.

### 8.4 Device Functional Modes

The TXS0102 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

TEXAS INSTRUMENTS

www.ti.com

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TXS0102 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I<sup>2</sup>C or 1-wire, where the data is bidirectional and no control signal is available. The TXS0102 can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0102 might be a better option for such push-pull applications.

### 9.2 Typical Application




Figure 6. Typical Application Circuit

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the  $V_{CCA} \leq V_{CCB}$ .

#### **Table 1. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

Input voltage range

- Use the supply voltage of the device that is driving the TXS0102 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the VIL of the input port.

• Output voltage range

- Use the supply voltage of the device that the TXS0102 device is driving to determine the output voltage range.

- The TXS0102 device has 10-k $\Omega$  internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.

• An external pull down resistor decreases the output VOH and VOL. Use Equation 1 to calculate the VOH as a result of an external pull down resistor.

 $V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$ 

Where:

- $V_{CCx}$  is the supply voltage on either  $V_{CCA}$  or  $V_{CCB}$
- R<sub>PD</sub> is the value of the external pull down resistor

### 9.2.3 Application Curves




Figure 7. Level-Translation of a 2.5-MHz Signal



### **10 Power Supply Recommendations**

During operation, ensure that  $V_{CCA} \leq V_{CCB}$  at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

### 11 Layout

### **11.1 Layout Guidelines**


To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

• Bypass capacitors should be used on power supplies and should be placed as close as possible to the  $V_{CCA}$ ,  $V_{CCB}$  pin, and  $G_{ND}$  pin.

• Short trace lengths should be used to avoid excessive loading.

• PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

### 11.2 Layout Example





## **12 Device and Documentation Support**

### 12.1 Trademarks

NanoStar is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



5-Sep-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TXS0102DCTR	(1) ACTIVE	SM8	DCT	8	3000	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) NFE Z	Samples
TXS0102DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTT	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTTE4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTTG4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(FE ~ NFEQ ~ NFER) NZ	Samples
TXS0102DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFER	Samples
TXS0102DCUT	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(FE ~ NFEQ ~ NFER) NZ	Samples
TXS0102DCUTG4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFER	Samples
TXS0102DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2H	Samples
TXS0102DQMR	ACTIVE	X2SON	DQM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2H ~ 2H7)	Samples
TXS0102YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2H ~ 2H7 ~ 2HN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



5-Sep-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TXS0102 :

• Automotive: TXS0102-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0102DCUR	US8	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
TXS0102DCUR	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DCURG4	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DCUTG4	US8	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
TXS0102DQMR	X2SON	DQM	8	3000	180.0	9.5	1.4	2.0	0.5	4.0	8.0	Q1
TXS0102DQMR	X2SON	DQM	8	3000	180.0	8.4	1.57	2.21	0.59	4.0	8.0	Q1
TXS0102YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1
TXS0102YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

22-Oct-2014



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0102DCUR	US8	DCU	8	3000	182.0	182.0	20.0
TXS0102DCUR	US8	DCU	8	3000	202.0	201.0	28.0
TXS0102DCURG4	US8	DCU	8	3000	202.0	201.0	28.0
TXS0102DCUTG4	US8	DCU	8	250	202.0	201.0	28.0
TXS0102DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
TXS0102DQMR	X2SON	DQM	8	3000	184.0	184.0	19.0
TXS0102DQMR	X2SON	DQM	8	3000	202.0	201.0	28.0
TXS0102YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0
TXS0102YZPR	DSBGA	YZP	8	3000	182.0	182.0	17.0

# **MECHANICAL DATA**

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

### DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.






- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# **MECHANICAL DATA**



- B. This drawing is subject to change without notice.
  C. SON (Small Outline No-Lead) package configuration.
  D. This package complies to JEDEC M0-287 variation X2EAF.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



# **MECHANICAL DATA**




- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DQM (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



B. This drawing is subject to change without notice.


C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

D. Customers should contact their board fabrication site for recommended solder mask tolerances.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- A. All linear dimensions are in millimeters. Dimension B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated