

250mA, Ultralow I_Q , Fast Transient Response, RF LOW-DROPOUT LINEAR REGULATOR

FEATURES

- **Very Low Dropout:**
 - 65mV Typical at 100mA
 - 130mV Typical at 200mA
 - 163mV Typical at 250mA
- **2% Accuracy Over Load/Line/Temperature**
- **Ultralow I_Q : 7.9 μ A**
- **Excellent Load Transient Performance: ± 50 mV for 200mA Loading/Unloading Transient**
- **Available in Fixed-Output Voltages From 0.9V to 5V Using Innovative Factory EEPROM Programming**
- **High PSRR: 70dB at 1kHz**
- **Stable with a 1.0 μ F Ceramic Capacitor**
- **Thermal Shutdown and Overcurrent Protection**
- **Available in 4-Ball, 0.4mm Pitch Wafer-Level Chip Scale and 1,5mm x 1,5mm SON Packages**


APPLICATIONS

- **Wireless Handsets, Smart Phones, PDAs**
- **MP3 Players and Other Handheld Products**
- **Wireless LAN, Bluetooth[®], Zigbee[®]**
- **Remote Controls**
- **Portable Consumer Products**


DESCRIPTION

The TPS727xx family of low-dropout (LDO) linear regulators are ultralow quiescent current LDOs with excellent line and ultra-fast load transient performance and are designed for power-sensitive applications. The LDO output voltage level is preset by the use of innovative factory EEPROM programming. A precision bandgap and error amplifier provides overall 2% accuracy over load, line, and temperature extremes. The TPS727xx family is available in 1,5mm x 1,5mm SON and wafer chip-scale (WCSP) packages that make it ideal for handheld applications. This family of devices is fully specified over a temperature range of $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$.




**YFF PACKAGE
WCSP-4
(Top View)**



**DSE PACKAGE
1,5mm x 1,5mm SON-6
(Top View)**



TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a registered trademark of Bluetooth SIG.

Zigbee is a registered trademark of Zigbee Alliance.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT} ⁽²⁾
TPS727xxx yyy z	XXX is the nominal output voltage. YYY is package designator. Z is package tape and reel quantity (R = 3000, T = 250).

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Output voltages from 0.9V to 5.0V in 50mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

At T_J = –40°C to +125°C (unless otherwise noted). All voltages are with respect to GND.

PARAMETER	TPS727xx	UNIT
Input voltage range, V _{IN}	–0.3 to +6.0	V
Enable voltage range, V _{EN}	–0.3 to +6.0 ⁽²⁾	V
Output voltage range, V _{OUT}	–0.3 to +6.0	V
Maximum output current, I _{OUT}	Internally limited	
Output short-circuit duration	Indefinite	
Total continuous power dissipation, P _{DISS}	See Dissipation Ratings Table	
ESD rating	Human body model (HBM)	2 kV
	Charged device model (CDM)	500 V
Operating junction temperature range, T _J	–55 to +150	°C
Storage temperature range, T _{STG}	–55 to +150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) V_{EN} absolute maximum rating is V_{IN} or 6.0V, whichever is less.

DISSIPATION RATINGS

BOARD	PACKAGE	R _{θJC}	R _{θJA}	DERATING FACTOR ABOVE T _A = +25°C	T _A < +25°C	T _A = +70°C	T _A = +85°C
High-K ⁽¹⁾	DSE	—	206°C/W	4.85mW/°C	485mW	269mW	194mW
High-K ⁽¹⁾	YFF	85°C/W	268°C/W	3.7mW/°C	370mW	205mW	150mW

- (1) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

ELECTRICAL CHARACTERISTICS

Over operating temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.0V , whichever is greater; $I_{OUT} = 10\text{mA}$, $V_{EN} = 0.9\text{V}$, and $C_{OUT} = 1.0\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	TPS727xx			UNIT
			MIN	TYP	MAX	
V_{IN}	Input voltage range		2.0		5.5	V
V_O	Output voltage range		0.9		5.0	V
$V_{OUT}^{(1)}$	DC output accuracy	$T_J = +25^\circ\text{C}$	-2.5		+2.5	mV
		$V_{OUT} + 0.3\text{V} \leq V_{IN} \leq 5.5\text{V}$, $0\text{mA} \leq I_{OUT} \leq 200\text{mA}$	-2.0	± 1.0	+2.0	%
		$V_{OUT} + 0.3\text{V} \leq V_{IN} \leq 5.5\text{V}$, $0\text{mA} \leq I_{OUT} \leq 250\text{mA}$		± 1.0		%
ΔV_{OUT}	Load transient	1mA to 200mA or 200mA to 1mA in 1 μs , $C_{OUT} = 1\mu\text{F}$		± 50.0		mV
		1mA to 250mA or 250mA to 1mA in 1 μs , $C_{OUT} = 1\mu\text{F}$		± 65		mV
$\Delta V_O/\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.3\text{V} \leq V_{IN} \leq 5.5\text{V}$, $I_{OUT} = 10\text{mA}$		8		$\mu\text{V/V}$
$\Delta V_O/\Delta I_{OUT}$	Load regulation	$0\text{mA} \leq I_{OUT} \leq 250\text{mA}$		20		$\mu\text{V/mA}$
V_{DO}	Dropout voltage ⁽²⁾	$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 10\text{mA}$		6.5		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 50\text{mA}$		32.5		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 100\text{mA}$		65		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 200\text{mA}$		130	200	mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 250\text{mA}$		162.5		mV
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	300	400	550	mA
I_{GND}	Ground pin current	$I_{OUT} = 0\text{mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		7.9	12	μA
		$I_{OUT} = 200\text{mA}$		110		μA
		$I_{OUT} = 250\text{mA}$		130		μA
I_{SHDN}	Shutdown current (I_{GND})	$V_{EN} \leq 0.4\text{V}$, $V_{IN} = 2\text{V}$, $T_J = +25^\circ\text{C}$		0.12		μA
		$V_{EN} \leq 0.4\text{V}$, $2.0\text{V} < V_{IN} \leq 4.5\text{V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$		0.55	2	μA
PSRR	Power-supply rejection ratio	$V_{IN} = 2.3\text{V}$, $V_{OUT} = 1.8\text{V}$, $I_{OUT} = 10\text{mA}$	f = 10Hz		85	dB
			f = 100Hz		75	dB
			f = 1kHz		70	dB
			f = 10kHz		55	dB
			f = 100kHz		40	dB
			f = 1MHz		45	dB
V_N	Output noise voltage	BW = 100Hz to 100kHz, $V_{IN} = 2.1\text{V}$, $V_{OUT} = 1.8\text{V}$, $I_{OUT} = 10\text{mA}$		33.5		μV_{RMS}
t_{STR}	Startup time ⁽³⁾	$C_{OUT} = 1.0\mu\text{F}$, $0 \leq I_{OUT} \leq 250\text{mA}$		100		μs
V_{HI}	Enable pin high (enabled)		0.9		V_{IN}	V
V_{LO}	Enable pin low (disabled)		0		0.4	V
I_{EN}	Enable pin current	EN = 5.5V		40	500	nA
UVLO	Undervoltage lock-out	V_{IN} rising	1.85	1.90	1.95	V
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		+160		$^\circ\text{C}$
		Reset, temperature decreasing		+140		$^\circ\text{C}$
T_J	Operating junction temperature		-40		+125	$^\circ\text{C}$

(1) The output voltage is programmed at the factory.

(2) V_{DO} is measured for devices with $V_{OUT(NOM)} \geq 2.35\text{V}$ so that $V_{IN} \geq 2.3\text{V}$.

(3) Startup time: Time from EN assertion to $0.98 \times V_{OUT(NOM)}$.

DEVICE INFORMATION










Figure 1. Functional Block Diagram

PIN CONFIGURATIONS
**TPS72715, TPS72718, TPS72728
YFF PACKAGE
WCSP-4
(TOP VIEW)**


See note.

**ALL OTHER TPS727xx DEVICES
YFF PACKAGE
WCSP-4
(TOP VIEW)**


See note.

**DSE PACKAGE
1,5mm × 1,5mm SON-6
(TOP VIEW)**

NOTE

EN pin marked with dot for 1.5V, 1.8V, and 2.8V versions of YFF package. **GND** pin marked with dot for all other voltage versions of YFF package.

PIN DESCRIPTIONS

TPS727xx			DESCRIPTION
NAME	YFF	DSE	
OUT	B2	1	Regulated output voltage pin. A small 1 μ F ceramic capacitor is needed from this pin to ground to assure stability. See Input and Output Capacitor Requirements in the <i>Application Information</i> section for more details.
NC	—	2	No connection. This pin can be tied to ground to improve thermal dissipation.
GND	B1	3	Ground pin.
EN	A1	4	Enable pin. Driving EN over 0.9V turns on the regulator. Driving EN below 0.4V puts the regulator into shutdown mode, thus reducing the operating current to 120nA, nominal.
NC	—	5	No connection. This pin can be tied to ground to improve thermal dissipation.
IN	A2	6	Input pin. A small capacitor is needed from this pin to ground to assure stability. See Input and Output Capacitor Requirements in the <i>Application Information</i> section for more details.

TYPICAL CHARACTERISTICS

Over operating temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.0V , whichever is greater; $I_{OUT} = 10\text{mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1.0\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^\circ\text{C}$.

LINE REGULATION (TPS72718)




Figure 2.

LINE REGULATION (TPS72718)




Figure 3.

LOAD REGULATION UNDER LIGHT LOADS (TPS72718)




Figure 4.

LOAD REGULATION (TPS72718)




Figure 5.

DROPOUT VOLTAGE vs OUTPUT CURRENT (TPS72750)




Figure 6.

DROPOUT VOLTAGE vs INPUT VOLTAGE




Figure 7.

TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.0V , whichever is greater; $I_{OUT} = 10\text{mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1.0\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^\circ\text{C}$.

**OUTPUT VOLTAGE vs TEMPERATURE
(TPS72718)**




Figure 8.

**GROUND PIN CURRENT vs INPUT VOLTAGE
(TPS72718)**




Figure 9.

**GROUND PIN CURRENT vs LOAD
(TPS72718)**




Figure 10.

**GROUND PIN CURRENT vs TEMPERATURE
(TPS72718)**




Figure 11.

**SHUTDOWN CURRENT vs INPUT VOLTAGE
(TPS72718)**




Figure 12.

**CURRENT LIMIT vs INPUT VOLTAGE
(TPS72718)**




Figure 13.

TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.0V , whichever is greater; $I_{OUT} = 10\text{mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1.0\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

PSRR vs FREQUENCY
($V_{IN} - V_{OUT} = 0.5\text{V}$, TPS72718)




Figure 14.

PSRR vs FREQUENCY
($V_{IN} - V_{OUT} = 0.3\text{V}$, TPS72718)




Figure 15.

PSRR vs INPUT VOLTAGE
(TPS72718)




Figure 16.

OUTPUT SPECTRAL NOISE DENSITY
vs OUTPUT VOLTAGE
(TPS72718)




Figure 17.

LOAD TRANSIENT RESPONSE: 0.1mA TO 200mA
(TPS72718)




Figure 18.

LOAD TRANSIENT RESPONSE: 1mA TO 200mA
(TPS72718)




Figure 19.

TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.0V , whichever is greater; $I_{OUT} = 10\text{mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1.0\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

LOAD TRANSIENT RESPONSE: 10mA TO 200mA (TPS72718)




Figure 20.

LINE TRANSIENT RESPONSE (TPS72718)




Figure 21.

LINE TRANSIENT RESPONSE (TPS72718)




Figure 22.

V_{IN} INRUSH CURRENT (TPS72718)




Figure 23.

V_{IN} INRUSH CURRENT (TPS72718)




Figure 24.

V_{IN} RAMP UP, RAMP DOWN RESPONSE (TPS72718)




Figure 25.

APPLICATION INFORMATION

The TPS727xx family belongs to a family of new generation LDO regulators that consume extremely low quiescent current while simultaneously delivering excellent PSRR with very little headroom ($V_{IN} - V_{OUT}$ differential voltage), and very good transient response. These features, combined with low noise without a noise reduction pin in an ultrasmall package, make this device ideal for portable applications. This family of regulators offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40°C to $+125^{\circ}\text{C}$.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1\mu\text{F}$ to $1.0\mu\text{F}$ low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is not sufficiently low, a $0.1\mu\text{F}$ input capacitor may be necessary to ensure stability.

The TPS727xx is designed to be stable with standard ceramic capacitors with values of $1.0\mu\text{F}$ or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than $200\text{m}\Omega$.

BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

INTERNAL CURRENT LIMIT

The TPS727xx internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} =$

$I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ until thermal shutdown is triggered and the device is turned off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the [Thermal Information](#) section for more details.

The PMOS pass element in the TPS727xx has a built-in body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current is recommended.

SOFT START

The startup current is given by [Equation 1](#):

$$I_{SOFT\ START} (\text{mA}) = C_{OUT} (\mu\text{F}) \times 0.07 (\text{V}/\mu\text{s}) + I_{LOAD} (\text{mA}) \quad (1)$$

This equation shows that soft-start current is directly proportional to C_{OUT} .

The output voltage ramp rate is independent of C_{OUT} and load current, and has a typical value of $0.07\text{V}/\mu\text{s}$.

The TPS727xx automatically adjusts the soft-start current to supply both the load current and the C_{OUT} charge current. For example, if $I_{LOAD} = 0\text{mA}$ upon enabling the LDO, $I_{SOFT\ START} = 1\mu\text{F} \times 0.07\text{V}/\mu\text{s} + 0\text{mA} = 70\text{mA}$, the current that charges the output capacitor.

If $I_{LOAD} = 200\text{mA}$, $I_{SOFT\ START} = 1\mu\text{F} \times 0.07\text{V}/\mu\text{s} + 200\text{mA} = 270\text{mA}$, the current required for charging output capacitor and supplying the load current.

If the output capacitor and load are increased such that the soft-start current exceeds the output current limit, it is clamped at the typical current limit of 400mA . For example, if $C_{OUT} = 10\mu\text{F}$ and $I_{OUT} = 200\text{mA}$, $10\mu\text{F} \times 0.07\text{V}/\mu\text{s} + 200\text{mA} = 900\text{mA}$ is not supplied. Instead, it is clamped at 400mA .

SHUTDOWN

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.

DROPOUT VOLTAGE

The TPS727xx uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} approximately scales with output current because the PMOS device behaves like a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in [Figure 16](#) in the Typical Characteristics section.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

UNDERVOLTAGE LOCK-OUT (UVLO)

The TPS727xx uses an undervoltage lock-out circuit that keeps the output shut off until the input voltage reaches the UVLO threshold voltage.

THERMAL INFORMATION

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design

(including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS727xx has been designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS727xx into thermal shutdown degrades device reliability.

Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the [Dissipation Ratings](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.


Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

Package Mounting


Solder pad footprint recommendations for the TPS727xx are available from the Texas Instruments web site at www.ti.com.

The recommended land pattern for the DSE package is shown in [Figure 26](#). [Figure 27](#) shows the dimensions of the YFF package.



- (1) Publication IPC-7351 is recommended for alternate designs.
- (2) For more information, refer to TI application notes [SCBA017](#) and [SLUA271](#) (*Quad Flatpack No-Lead Logic Packages* and *QFN/SOIC PCB Attachment*, respectively) for specific thermal information, via requirements, and additional recommendations for board layout. These documents are available at the Texas Instruments web site (<http://www.ti.com>) by searching for the literature number.
- (3) Laser-cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for stencil design considerations.
- (4) Customers should contact their board fabrication site for minimum solder mask tolerances between signal pads.

Figure 26. Recommended Land Pattern for DSE Package



- (1) Devices in a YFF package can have a dimension that ranges within a specified tolerance. To determine the exact measurements, contact a local Texas Instruments representative.

Figure 27. YFF Package Dimensions

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April, 2010) to Revision C	Page
• Updated YFF front page pin drawing to show pin locations	1
• Revised Pin Configurations section	5
• Changed graph title for Figure 7	6

Changes from Revision A (September, 2009) to Revision B	Page
• Changed title of data sheet	1
• Updated <i>Features</i> list	1
• Changed footnote 2 to Absolute Maximum Ratings table	2
• Revised numerous specifications and parameters in Electrical Characteristics table	3
• Revised operating parameters for Figure 5	6
• Added operating parameters to Figure 7	6
• Replaced Figure 6	6
• Updated Figure 10	7

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS72710DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UR	Samples
TPS72710DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UR	Samples
TPS72711YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	QL	Samples
TPS72711YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	QL	Samples
TPS72715DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GS	Samples
TPS72715DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GS	Samples
TPS72715YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GS	Samples
TPS72715YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GS	Samples
TPS727185YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	RW	Samples
TPS727185YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	RW	Samples
TPS72718DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GT	Samples
TPS72718DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GT	Samples
TPS72718YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GT	Samples
TPS72718YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GT	Samples
TPS72719DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CB	Samples
TPS72719DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CB	Samples
TPS72719YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	AA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS72719YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	AA	Samples
TPS72725DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QA	Samples
TPS72725DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QA	Samples
TPS72727DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TS	Samples
TPS72727DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TS	Samples
TPS727285DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QK	Samples
TPS727285DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QK	Samples
TPS72728DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GU	Samples
TPS72728DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GU	Samples
TPS72728YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GU	Samples
TPS72728YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	GU	Samples
TPS72730DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QB	Samples
TPS72730DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QB	Samples
TPS72730YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	ZZ	Samples
TPS72730YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	ZZ	Samples
TPS72733DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QC	Samples
TPS72733DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QC	Samples
TPS72733YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	ZY	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS72733YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	ZY	Samples
TPS72750YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	CA	Samples
TPS72750YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	CA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72710DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72710DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72711YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72711YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72715DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72715DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS727185YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS727185YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72718DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72718DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72718YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72718YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72719DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72719DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72719YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72719YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72725DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72725DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72727DSEER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72727DSEET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS727285DSEER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS727285DSEET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728DSEER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728DSEET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72728YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72730DSEER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72730DSEET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72730YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72730YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72733DSEER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72733DSEET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72733YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72733YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72750YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72750YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72710DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72710DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72711YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72711YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72715DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72715DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS727185YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS727185YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72718DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72718DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72718YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72718YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72719DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72719DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72719YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72719YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72725DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72725DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72727DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72727DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS727285DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS727285DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72728DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72728DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72728YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72728YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72730DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72730DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72730YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72730YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72733DSE	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72733DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72733YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72733YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0
TPS72750YFFR	DSBGA	YFF	4	3000	182.0	182.0	17.0
TPS72750YFFT	DSBGA	YFF	4	250	182.0	182.0	17.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com