

# TINY 1.5-A BOOST CONVERTER WITH ADJUSTABLE INPUT CURRENT LIMIT

Check for Samples: TPS61252

#### **FEATURES**

- Resistor Programmable Input Current Limit
  - ±20% Current Accuracy at 500 mA over Full Temperature Range
  - Programmable from 100 mA up to 1500 mA
- Up to 92% Efficiency
- V<sub>IN</sub> Range from 2.3 V to 6.0 V
- Power Good Indicates Appropriate Output Voltage Level
- Adjustable Output Voltage up to 6.5 V
- 100% Duty-Cycle Mode When V<sub>IN</sub> > V<sub>OUT</sub>
- Load Disconnect and Reverse Current Protection

- Short Circuit Protection
- Typical Operating Frequency 3.25 MHz
- Available in a 2×2-mm QFN-8 Package

#### **APPLICATIONS**


- USB Host Supplies from a Single Li-Ion Battery
- Current Limited Applications
- Li-lon Applications
- Audio Applications
- RF-PA Buffer

## DESCRIPTION

The TPS61252 device provides a power supply solution for products powered by either a three-cell alkaline, NiCd or NiMH battery, or an one-cell Li-lon or Li-polymer battery. The wide input voltage range is ideal to power portable applications like mobile phones or for computer peripherals. The device has a resistor programmable  $(R_{IIIM})$  input current limit and is suitable for a wide variety of applications.

During light loads the device will automatically enter skip mode (PFM), which allows the converter to maintain the required output voltage, while only drawing 30  $\mu$ A from the battery. This will allow maximum efficiency at lowest quiescent currents.

TPS61252 allows the use of small inductors and input capacitors to achieve a small solution size. The possibility to reduce the current limit by a external resistor offers the potential use of physically even smaller inductors with lower rated current to further reduce total solution sizes of the power supply. During shutdown, the load is completely disconnected from the battery. The TPS61252 is available in a 8-pin QFN package measuring 2×2 mm (DSG).





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE DEVICE OPTION**

T <sub>A</sub>	OUTPUT VOLTAGE <sup>(1)</sup>	PACKAGE MARKING	PACKAGE	PART NUMBER (2)
-40°C to 85°C	Adjustable	QTI	8-Pin QFN	TPS61252DSG

(1) Contact TI for other fixed output voltage options

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage range <sup>(2)</sup>	VIN, VOUT, SW, EN, PG, FB, ILIM	-0.3	7	V
Tomporeture renge	Operating junction, T <sub>J</sub>	-40	150	°C
Temperature range	Storage, T <sub>stg</sub>	-65	150	°C
ESD rating <sup>(3)</sup>	Human Body Model - (HBM)		2	kV
	Charge Device Model - (CDM)		0.5	kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

#### THERMAL INFORMATION

		TPS61252		
	THERMAL METRIC(1)	DSG	UNITS	
		8 PINS	1	
$\theta_{JA}$	Junction-to-ambient thermal resistance	80.2		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	93.5		
$\theta_{\sf JB}$	Junction-to-board thermal resistance	54.2	90044	
ΨJT	Junction-to-top characterization parameter	0.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	59.3		
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	20		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.

<sup>(3)</sup> ESD testing is performed according to the respective JESD22 JEDEC standard.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM MAX	UNIT
Supply voltage at VIN	2.3	6.0	V
Output voltage at VOUT	3.0	6.5	V
Programmable valley switch current limit set by R <sub>ILIM</sub>	100	1500	mA
Operating free air temperature range, T <sub>A</sub>	-40	85	°C
Operating junction temperature range, T <sub>J</sub>	-40	125	°C

# **ELECTRICAL CHARACTERISTICS**

Over recommended free air temperature range, typical values are at  $T_A = 25$ °C. Unless otherwise noted, specifications apply for condition  $V_{IN} = EN = 3.6 \text{ V}$ ,  $V_{OUT} = 5.0 \text{ V}$ .


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{FB}$	Feedback voltage		1.182	1.2	1.218	V
	Maximum line regulation			0.5		%
	Maximum load regulation			0.5		%
f	Oscillator frequency			3250		kHz
_	High side switch on resistance			200		mΩ
r <sub>DS(on)</sub>	Low side switch on resistance			130		mΩ
	Reverse leakage current into V <sub>OUT</sub>	EN = GND			3.5	μA
	Programmable valley switch current limit    ILIM pin set to V <sub>IN</sub>   Programmable valley switch current limit			1500		mA
I <sub>V(CL)</sub>	Programmable valley switch current limit	$R_{ILIM} = 20 \text{ k}\Omega \text{ (500mA)}$	-20		+20	%
IQ	Quiescent current	PFM enabled, device is not switching		30		μA
I <sub>SD</sub>	Shutdown current			0.85	3.5	μА
OV/D	Land and the second of the second of	Falling		6.4		V
OVP	Input over voltage protection threshold	Rising		6.5		V
CONT	ROL STAGE		•			
	Linday valtaga lagica et thurada ald	Falling		2.0	2.1	V
√ <sub>UVLO</sub>	Under voltage lockout threshold	Hysteresis		0.1		V
V <sub>IL</sub>	EN input low voltage	2.3 V ≤ V <sub>IN</sub> ≤ 6.0 V			0.4	V
V <sub>IH</sub>	EN input high voltage	2.3 V ≤ V <sub>IN</sub> ≤ 6.0 V	1.0			V
	EN, PG input leakage current	Clamped to GND or V <sub>IN</sub>			0.5	μA
	Dawan Cand thus shall walte as	Rising referred to V <sub>FB</sub>	92.5	95	97.5	%
	Power Good threshold voltage	Falling referred to V <sub>FB</sub>	87.5	90	92.5	%
	Power good delay			10		μs
	Overtemperature protection			140		°C
	Overtemperature hysteresis			20		°C

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): *TPS61252* 



# **PIN ASSIGNMENTS**




# **Table 1. TERMINAL FUNCTIONS**

TEF	RMINAL I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	6	I	Enable input. (1 enabled, 0 disabled)
FB	3	I	Voltage feedback pin
GND	1		Ground
ILIM	4	1	Adjustable input valley current limit. Can be connected to V <sub>IN</sub> for maximum current.
PG	5	0	Output power good (1 good, 0 failure; open drain)
SW	7	I	Connection for Inductor
VIN	8	I	Supply voltage for power stage
VOUT	2	0	Boost converter output
Exposed Thermal Pac	i		Must be soldered to achieve appropriate power dissipation and for mechanical reasons. Must be connected to GND.


www.ti.com

#### \_\_\_\_\_\_\_





# PARAMETER MEASUREMENT INFORMATION



**Table 2. List of Components** 


REFERENCE	DESCRIPTION	MANUFACTURER					
U1	TPS61252	Texas Instruments					
L1	1.0 $\mu$ H, 2.1 A, 27 m $\Omega$ , 2.8 mm x 2.8 mm x 1.5 mm	DEM2815C, TOKO					
C1	1 x 4.7 μF, 10 V, 0805, X7R ceramic	GRM21BR71A475KA73, Murata					
C2	1 x 100 pF, 50 V, 0603, COG ceramic	GRM1885C1H101JA01B, Murata					
C3	$2 \times 22 \mu F$ , 10 V, 0805, X7R ceramic	GRM21BR61A226ME51, Murata					
R1	Depending on the output voltage of TF	PS61252, 1%, (all measurements with 5 V output voltage uses 768 kΩ)					
R2	Depending on the output voltage of TF	Depending on the output voltage of TPS61252, 1%, (all measurements with 5 V output voltage uses 240 kΩ)					
R3	Depending on the input current limit of	Depending on the input current limit of TPS61252, 1%					
R4	1 ΜΩ, 1%	any					

# **TYPICAL CHARACTERISTICS**

## **TABLE OF GRAPHS**

DESCRIPTION		FIGURE
Efficiency	vs Output current (V <sub>OUT</sub> = 5.0 V, I <sub>LIM</sub> = 1.5 A)	Figure 1
	vs Output current in 100% Duty-Cycle Mode (V <sub>OUT</sub> = 5.0 V, I <sub>LIM</sub> = 1.5 A)	Figure 2
	vs Input voltage ( $V_{OUT} = 5.0 \text{ V}$ , $I_{Load} = \{10; 100; 1000 \text{ mA}\}$ ), $I_{LIM} = 1.5 \text{ A}$	Figure 3
Maximum output current	vs Input voltage (TPS61252, V <sub>OUT</sub> = 5.0 V)	Figure 4
Output voltage	vs Output current (V <sub>OUT</sub> = 5.0 V, I <sub>LIM</sub> = 1.5 A)	Figure 5
Waveforms	Load transient response (V <sub>IN</sub> < V <sub>OUT</sub> , I <sub>LIM</sub> = 500mA, Load change from 20 mA to 300 mA)	Figure 6
	Load transient response (V <sub>IN</sub> > V <sub>OUT</sub> , I <sub>LIM</sub> = 1000mA, Load change from 50 mA to 550 mA)	Figure 7
	Startup after enable (V <sub>OUT</sub> = 5.0 V, V <sub>IN</sub> = 3.6 V, I <sub>LIM</sub> = 500mA)	Figure 8
	Startup after enable (V <sub>OUT</sub> = 5.0 V, V <sub>IN</sub> = 3.6 V, I <sub>LIM</sub> = 1000mA)	Figure 9
	Startup after enable in 500 mA load (V <sub>OUT</sub> = 5.0 V, V <sub>IN</sub> = 3.6 V, I <sub>LIM</sub> = 1000mA)	Figure 10

#### **EFFICIENCY** vs **OUTPUT CURRENT** 100 V<sub>I</sub> = 4.2 V V<sub>I</sub> = 3.6 V 90 80 V. = 2.3 V 70 V, = 2.7 V V<sub>1</sub> = 3.3 V Efficiency - % 60 50 40 30 20 $V_O = 5 V$ 10 $I_{lim} = max$ 0.0001 0.001 0.01 0.1 IO - Output Current - A Figure 1.



Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): TPS61252






Figure 6.

Time = 500µs/div

4.925

0.00001

0.0001

0.001

I<sub>O</sub> - Output Current - A Figure 5.

0.01

0.1



# STARTUP AFTER ENABLE I<sub>LIM</sub> = 500mA, NO LOAD




Figure 7. Figure 8.

# STARTUP AFTER ENABLE $I_{LIM}$ = 1000mA, NO LOAD

Time = 100µs/div

# STARTUP AFTER ENABLE $I_{LIM}$ = 1000mA, 500 mA LOAD

Time =  $100\mu s/div$ 




Figure 9. Figure 10.

SLVSAG3-SEPTEMBER 2010 www.ti.com



#### DETAILED DESCRIPTION

#### **OPERATION**

The TPS61252 Boost Converter operates as a quasi-constant frequency adaptive on-time controller. In a typical application the frequency will be 3.25 MHz and is defined by the input to output voltage ratio and does not vary from moderate to heavy load currents. At light load currents the converter will automatically enter Power Save Mode and operates then in PFM (Pulse Frequency Modulation) mode. During pulse-width-modulation (PWM) operation the converter uses a unique fast response quasi-constant on-time valley current mode controller scheme which offers very good line and load regulation allowing the use of small ceramic input and output capacitors.

Based on the V<sub>IN</sub>/V<sub>OUT</sub> ratio, a simple circuit predicts the required on-time. At the beginning of the switching cycle, the low-side NMOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the peak current is reached, the current comparator trips, the on-timer is reset turning off the switch, and the current through the inductor then decays to an internally set valley current limit. Once this occurs, the on-timer is set to turn the boost switch back on again and the cycle is repeated.

The TPS61252 controls the input current through intelligent adjustment of a valley current limit that corrects the value in a way that it almost turns out as an average input current limit. The current can be adjusted with an accuracy of ±20%.

This architecture with adaptive slope compensation provides excellent transient load response and requires minimal output filtering. Internal softstart and loop compensation simplifies the design process while minimizing the number of external components.

## **CURRENT LIMIT OPERATION**

The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the off time through sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current (I<sub>OUT(CL)</sub>), before entering current limit (CL) operation, can be defined by Equation 1.

$$I_{OUT(CL)} = (1 - D) \cdot \left(I_{V(CL)} + \frac{1}{2} \Delta I_{L}\right)$$
(1)

The duty cycle (D) can be estimated by Equation 2

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (2)

and the peak-to-peak current ripple ( $\Delta I_L$ ) is calculated by Equation 3

$$\Delta I_{L} = \frac{V_{IN} \cdot D}{L \cdot f} \tag{3}$$


The output current, I<sub>OUT(DC)</sub>, is the average of the rectifier current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins. When the current limit is reached the output voltage decreases if the load is further increased.

## **SOFTSTART**

The TPS61252 has an internal softstart circuit that controls the ramp-up of the current during start-up and prevents the converter from inrush current that exceeds the set current limit. For typical 100 µs the current is ramped to the set current limit. After reaching the current limit threshold it stays there until  $V_{IN} = V_{OUT}$  then the converter starts switching and boosting up the voltage to its nominal output voltage. During the complete start-up the input current does not exceed the current limit that is set by resistor R<sub>IIIM</sub>.

#### **POWER-SAVE MODE**

The TPS61252 integrates a power save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage. During the power save operation when the output voltage is above the set threshold the converter turns off some of the inner circuits to save energy.



The PFM mode is left and PWM mode entered in case the output current can no longer be supported in PFM mode.

#### 100% DUTY-CYCLE MODE

If  $V_{\text{IN}} > V_{\text{OUT}}$  the TPS61251 offers the lowest possible input-to-output voltage difference while still maintaining current limit operation with the use of the 100% duty-cycle mode. In this mode, the PMOS switch is constantly turned on. During this operation the output voltage follows the input voltage and will not fall below the programmed value if the input voltage decreases below  $V_{\text{OUT}}$ . The output voltage drop during 100% mode depends on the load current and input voltage, and the resulting output voltage is calculated as:

$$V_{OUT} = V_{IN} - \left(DCR + r_{DS(on)}\right) \cdot I_{OUT}$$
(4)

with:

DCR is the DC resistance of the inductor

r<sub>DS(on)</sub> is the typical on-resistance of the PMOS switch

#### **ENABLE**

The device is enabled by setting EN pin to a voltage above 1 V. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the output voltage ramps up controlled by the softstart circuitry. The output voltage reaches its nominal value as fast as the current limit settings and the load condition allows it.

The EN input can be used to control power sequencing in a system with several DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode.

## **UNDER-VOLTAGE LOCKOUT (UVLO)**

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling  $V_{IN}$  trips the under-voltage lockout threshold  $V_{UVLO}$  which is typically 2.0V. The device starts operation once the rising  $V_{IN}$  trips  $V_{UVLO}$  threshold plus its hysteresis of 100 mV at typ. 2.1V.


Copyright © 2010, Texas Instruments Incorporated

SLVSAG3 - SEPTEMBER 2010 www.ti.com



#### POWER GOOD

The device has a built in power good function to indicate whether the output voltage operates within appropriate levels. The power good output (PG) is set high after the feedback voltage reaches 95% of its nominal value and stays there until the feedback voltage falls below 90 % of the nominal value. The power good is operable as long as the converter is enabled and V<sub>IN</sub> is present. If the converter is disabled by pulling the EN pin low the PG open drain output is high resistive. That means it follows the voltage it is connected to via the pull-up resistor. If the converter is controlled by an external enable signal and the power good should indicate that the output is turned off the application circuit below should be used.



# INPUT OVER VOLTAGE PROTECTION

This converter has a input over voltage protection that protects the device from damage due to a voltage higher than the absolute maximum rating of the input allows. If 6.5 V (typ.) at the input is exceeded the converter completely shuts down to protect its inner circuitry. If the input voltage drops below 6.4 V (typ.) it turns on the device again and enters normal start up.

#### LOAD DISCONNECT AND REVERSE CURRENT PROTECTION

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS61252 is that this converter is disconnecting the output from the input of the power supply when it is disabled. In case of a connected battery it prevents it from being discharge during shutdown of the converter.

#### THERMAL REGULATION

The TPS61252 contains a thermal regulation loop that monitors the die temperature. If the die temperature rises to values above 110 °C, the device automatically reduces the current to prevent the die temperature from further increasing. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit-condition.

### THERMAL SHUTDOWN

As soon as the junction temperature, T<sub>J</sub>, exceeds 140°C (typical) the device enters thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. When the junction temperature falls about 20 °C below the thermal shutdown, the device continuous the operation.



SLVSAG3-SEPTEMBER 2010 www.ti.com

#### APPLICATION INFORMATION

# **EXAMPLE**

During the following Application Information section one specific example will be used to define and work with the different equations.

Parameter	Symbol	Value	Unit	
Input Voltage	V <sub>IN</sub>	3.6	V	
Minimum Input Voltage	V <sub>IN(min)</sub>	2.6	V	
Output Voltage	V <sub>OUT</sub>	5.0	V	
Input Current Limit set by R <sub>ILIM</sub>	I <sub>LIM</sub>	1000	mA	
Feedback Voltage	$V_{FB}$	1.2	V	
Switching Frequency	f	3.25	MHz	
Estimated Efficiency	η	90	%	
Inductor Value of Choice	L1	1.0	μH	

#### **OUTPUT VOLTAGE SETTING**

The output voltage can be calculated by Equation 5:

$$V_{OUT} = V_{FB} \cdot \left( 1 + \frac{R_1}{R_2} \right) \tag{5}$$

To minimize the current through the feedback divider network, R2 should be between 180k and 360k. The sum of R1 and R2 should not exceed ~1M $\Omega$ , to keep the network robust against noise. Regarding the example, R1 is 768 k $\Omega$  and R2 is 240 k $\Omega$ .

An external feed forward capacitor C1 is required for optimum load transient response. The value of C1 should be 100pF. The connection from FB pin to the resistor divider should be kept short and away from noise sources, such as the inductor or the SW line.

#### INPUT CURRENT LIMIT

The input current limit is set by selecting the correct external resistor value. Equation 6 is a guideline for selecting the correct resistor value:

$$R_{ILIM} = \frac{1.0V}{I_{LIM}} \cdot 10,000 \tag{6}$$

For a current limit of 1A the resistor value will be 10 k $\Omega$ 

#### MAXIMUM OUTPUT CURRENT

The maximum output current is set by RILIM and the input to output voltage ratio and can be calculated by Equation 7:

$$I_{OUT(max)} \approx I_{LIM} \cdot \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (7)

Following the example I<sub>OUT(max)</sub> will be 648 mA at 3.6 V input voltage and will decrease with lower input voltage values due to the energy conservation.

# INDUCTOR SELECTION

As for all switching power supplies two main passive components are required for storing the energy during operation. This is done by an inductor and an output capacitor. The inductor must be connected between VIN pin and SW pin to make sure that the TPS61252 device operates. To select the right inductor current rating the programmed input current limit as well as the current ripple through the inductor is necessary. An estimation of the maximum peak inductor current can be done using Equation 8.



SLVSAG3 – SEPTEMBER 2010 www.ti.com

$$I_{L(max)} = I_{LIM} + \Delta I_{L} = I_{LIM} + \frac{V_{IN(min)} \cdot D}{L \cdot f} \quad with \quad D = 1 - \quad \frac{V_{IN(min)} \cdot \eta}{V_{OUT}}$$
 (8)

Regarding the above example the current ripple ( $\Delta I_L$ ) will be 426 mA and therefore an inductor with a rated current of about 1.5 A should be used.

The TPS61252 is designed to work with inductor values between 1.0  $\mu$ H and 2.2  $\mu$ H. For typical applications a 1.5  $\mu$ H inductor is recommended. Regarding the conversion factor and the need of a sufficient output current the rated current for the inductor drives into lower inductance values. Therefore the inductor value can be reduced down to 1.0  $\mu$ H without degrading the stability. Reduced inductance values increase the current ripple that needs to be included in the peak current calculation for the inductor (Equation 8). Using standard boost converters the current through the inductor is defined by the switch current limit of the converters switches and therefore bigger inductors have to be chosen. TPS61252 allows you to reduce the current limit to the needs of the application regardless the maximum switch current limit of the converter. Programming a lower current value allows the use of smaller inductors without the danger to get into saturation.

#### **OUTPUT CAPACITOR**

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, a smaller ceramic capacitor in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the converters VOUT and GND pins. To get an estimate of the recommended minimum output capacitance, Equation 9 can be used.

$$C_{MIN} = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN})}{f \cdot \Delta V \cdot V_{OUT}}$$
(9)

Where  $\Delta V$  is the maximum allowed output ripple.

With a chosen ripple voltage of 10 mV, a minimum effective capacitance of 9.6  $\mu$ F is needed regarding the example. The total ripple will be larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 10

$$V_{ESR} = I_{OUT} \cdot R_{ESR}$$
 (10)

To maintain control loop stability a capacitor with twice the value (I. e.  $22 \mu F$ ) of the calculated minimum capacitance is required be used due to DC Bias effects. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed values above  $50 \mu F$ .

## **INPUT CAPACITOR**

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small form factors. The input capacitors should be located as close as possible to the device. While a  $10\mu F$  input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Also low ESR tantalum capacitors may be used.

#### NOTE

**DC Bias effect:** High capacitance ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance. A 10 V rated 0805 capacitor with 10  $\mu F$  can have a effective capacitance of less than 5  $\mu F$  at an output voltage of 5 V.

#### **CHECKING LOOP STABILITY**

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switch node, SW
- Inductor current, I<sub>L</sub>
- Output ripple voltage, V<sub>OUT(AC)</sub>

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As the next step in the evaluation of the regulation loop, the load transient response is tested. The time between the load transient takes place and the turn on of the PMOS switch, the output capacitor must supply all of the current required by the load.  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{(LOAD)}$  x ESR, where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{(LOAD)}$  begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 60° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET  $r_{DS(on)}$ ) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

#### LAYOUT CONSIDERATIONS

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed close to the IC to keep the feedback connection short. To lay out the ground, short traces and wide are recommended. This avoids ground shift problems, which can occur due to superimposition of power ground current and the feedback divider.

Product Folder Link(s): TPS61252






Figure 11. Suggested Layout (Top)

## THERMAL INFORMATION

The implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
  - E.g. increase of the GND plane on the top layer which is connected to the exposed thermal pad
  - Use thicker cupper layer
- Improving the thermal coupling of the component to the PCB
- · Introducing airflow in the system

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The maximum junction temperature  $(T_J)$  of the TPS61252 is 150°C.





16-Oct-2010

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS61252DGST	PREVIEW	WSON	DSG	8	250	TBD	Call TI	Call TI	Samples Not Available
TPS61252DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
TPS61252DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2010

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61252DSGR	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS61252DSGT	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-Oct-2010



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61252DSGR	WSON	DSG	8	3000	195.0	200.0	45.0
TPS61252DSGT	WSON	DSG	8	250	195.0	200.0	45.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



# DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/E 11/10

NOTE: A. All linear dimensions are in millimeters



# DSG (S-PWSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps