

TPS54311, TPS54312 TPS54313, TPS54314 TPS54315, TPS54316

SLVS416B - FEBRUARY 2002 - REVISED APRIL 2005

# 3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

#### **FEATURES**

- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Source or Sink Current
- 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V Fixed Output Voltage Devices With 1% Initial Accuracy
- Internally Compensated for Low Parts Count
- Fast Transient Response
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz, or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost


#### **APPLICATIONS**


- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

#### DESCRIPTION

As members of the SWIFT family of dc/dc regulators, the TPS54311. TPS54312. TPS54313. TPS54314. TPS54315 and TPS54316 low-input-voltage high-outputcurrent synchronous-buck PWM converters integrate all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54311, TPS54312, TPS54313, TPS54314, TPS54315 and TPS54316 devices are available in a thermally enhanced 20-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.

SLVS416B - FEBRUARY 2002 - REVISED APRIL 2005





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

TA	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP) <sup>(1)(2)</sup>	T <sub>A</sub>	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP) <sup>(1)(2)</sup>
	0.9 V	TPS54311PWP		1.8 V	TPS54314PWP
-40°C to 85°C	1.2 V	TPS54312PWP	-40°C to 85°C	2.5 V	TPS54315PWP
	1.5 V	TPS54313PWP		3.3 V	TPS54316PWP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		TPS54310
	VIN, SS/ENA, SYNC	-0.3 V to 7 V
	RT	-0.3 V to 6 V
Input voltage range, V <sub>I</sub>	VSENSE	-0.3 V to 4 V
	BOOT	-0.3 V to 17 V
0.1.1	VBIAS, PWRGD, COMP	-0.3 V to 7 V
Output voltage range, V <sub>O</sub>	PH	-0.6 V to 10 V
0	PH	Internally Limited
Source current, I <sub>O</sub>	COMP, VBIAS	6 mA
	PH	6 A
Sink current	COMP	6 mA
	SS/ENA,PWRGD	10 mA
Voltage differential	AGND to PGND	±0.3 V
Operating virtual junction temper	erature range, T <sub>J</sub>	-40°C to 125°C
Storage temperature, T <sub>stg</sub>		-65°C to 150°C
Lead temperature 1,6 mm (1/16	300°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM MAX	UNIT
Input voltage range, V <sub>I</sub>	3	6	V
Operating junction temperature, T <sub>J</sub>	-40	125	°C

#### PACKAGE DISSIPATION RATINGS (1) (2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	$T_A = 25^{\circ}C$ POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
20-Pin PWP with solder	26.0°C/W	3.85 W <sup>(3)</sup>	2.12 W	1.54 W
20-Pin PWP without solder	57.5°C/W	1.73 W	0.96 W	0.69 W

<sup>(1)</sup> For more information on the PWP package, refer to TI technical brief (SLMA002).

<sup>(2))</sup> The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54316PWPR). See application section of data sheet for PowerPAD drawing and layout information.

<sup>(2)</sup> Test board conditions:

<sup>1.</sup>  $3" \times 3"$ , 2 layers, Thickness: 0.062"

<sup>2. 1.5</sup> oz copper traces located on the top of the PCB

<sup>3. 1.5</sup> oz copper ground plane on the bottom of the PCB

<sup>4.</sup> Ten thermal vias (see recommended land pattern in application section of this data sheet)

<sup>(3)</sup> Maximum power dissipation may be limited by overcurrent protection.



SLVS416B - FEBRUARY 2002 - REVISED APRIL 2005

## **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}\text{C}$  to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT				
SUPF	PLY VOLTAGE, VIN									
	VIN input voltage range					3		6	V	
			f <sub>s</sub> = 350 kHz,	FSEL = 0.8 V,	RT open		6.2	9.6		
	Quiescent current		f <sub>s</sub> = 550 kHz,	FSEL≥2.5 V,	RT open,		8.4	12.8	mA	
	Quiescent current		Phase pin open				0.4	12.0	ША	
			Shutdown,	SS/ENA = 0 V			1	1.4		
UND	ER VOLTAGE LOCK OUT	<b>T</b>								
	Start threshold voltage, U	JVLO					2.95	3		
	Stop threshold voltage, U	JVLO				2.70	2.80		V	
	Hysteresis voltage, UVL	0				0.14	0.16		V	
	Rising and falling edge d UVLO <sup>(1)</sup>	eglitch,					2.5		μs	
BIAS	VOLTAGE		1			1				
	Output voltage, VBIAS		I <sub>(VBIAS)</sub> = 0			2.70	2.80	2.90	V	
	Output current, VBIAS <sup>(2)</sup>		, ,					100	μΑ	
OUTI	PUT VOLTAGE		•					I		
			T <sub>J</sub> = 25°C,	VIN = 5 V			0.9		V	
		TPS54311	3 ≤ VIN ≤ 6 V,	0 ≤ IL ≤ 3 A,	-40 ≤ T <sub>J</sub> ≤ 125	-2.5%		2.5%		
			T <sub>J</sub> = 25°C,	VIN = 5 V	- U		1.2		V	
		TPS54312	3 ≤ VIN ≤ 6 V,	0 ≤ IL ≤ 3 A,	-40 ≤ T <sub>.1</sub> ≤ 125	-2.5%		2.5%		
		TPS54313	T <sub>J</sub> = 25°C,	VIN = 5 V			1.5		V	
			3 ≤ VIN ≤ 6 V,	0 ≤ IL ≤ 3 A,	$-40 \le T_{J} \le 125$	-2.5%		2.5%		
$V_{O}$	Output voltage	TPS54314	T <sub>J</sub> = 25°C,	VIN = 5 V			1.8		V	
			3 ≤ VIN ≤ 6 V,	0 ≤ IL ≤ 3 A,	$-40 \le T_J \le 125$	-2.5%		2.5%		
		TPS54315	T <sub>J</sub> = 25°C,	VIN = 5 V			2.5		V	
			$3 \le VIN \le 6 V$ ,	$0 \le IL \le 3 A$ ,	$-40 \le T_J \le 125$	-2.5%		2.5%		
			T <sub>J</sub> = 25°C,	VIN = 5 V			3.3		V	
			$3 \le VIN \le 6 V$ ,	$0 \le IL \le 3 A$ ,	$-40 \le T_J \le 125$	-2.5%		2.5%		
REG	ULATION	<b>u</b>	1					Į.		
	Line regulation <sup>(1) (3)</sup>		I <sub>L</sub> = 1.5 A,	350 ≤ f <sub>s</sub> ≤ 550 kHz,	T <sub>J</sub> = 85°C		0.21		%/V	
	Load regulation (1) (3)		I <sub>L</sub> = 0 A to 3 A,	$350 \le f_s \le 550 \text{ kHz},$	T <sub>J</sub> = 85°C		0.21		%/A	
osci	ILLATOR		1			1				
	Internally set free-running	n frequency	FSEL ≤ 0.8 V,	RT open		280	350	420		
	range	g in equation	FSEL ≥ 2.5 V,	RT open		440	550	660	kHz	
			RT = 180 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>				280	308		
	Externally set free-running	ng frequency		resistor to AGND)		252 460	500	540	kHz	
	range		$RT = 68 \text{ k}\Omega \text{ (1\%)}$	663	700	762				
	High-level threshold voltage at FSEL		,	,		2.5			V	
	Low-level threshold volta							0.8	V	
	Ramp valley <sup>(1)</sup>	-					0.75		V	
	Ramp amplitude (peak-to	o-peak) <sup>(1)</sup>					1		V	
	Minimum controllable on							200	ns	
	Maximum duty cycle					90%				

<sup>(1)</sup> Specified by design

<sup>(2)</sup> Static resistive loads only
(3) Specified by the circuit used in Figure 10.





## **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40$ °C to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER						
	Error amplifier open loop volt	tage gain <sup>(1)</sup>			26		dB
	Error amplifier unity gain ban	ıdwidth <sup>(1)</sup>		3	5		MHz
РWM CC	MPARATOR						
	PWM comparator propagation PWM comparator input to Ptocluding dead time)		10 mV overdrive <sup>(1)</sup>		70	85	ns
SLOW-S	TART/ENABLE						
	Enable threshold voltage, SS	S/ENA		0.82	1.20	1.40	V
	Enable hysteresis voltage, S	S/ENA <sup>(1)</sup>			0.03		V
	Falling edge deglitch, SS/EN	A <sup>(1)</sup>			2.5		μs
		TPS54311		2.6	3.3	4.1	
		TPS54312		3.5	4.5	5.4	
	Internal slow-start time <sup>(1)</sup>	TPS54313		4.4	5.6	6.7	mo
	internal slow-start time	TPS54314		2.6	3.3	4.1	ms
		TPS54315		3.6	4.7	5.6	
		TPS54316		4.7	6.1	7.6	
	Charge current, SS/ENA		SS/ENA = 0 V	3	5	8	μΑ
	Discharge current, SS/ENA		SS/ENA = 0.2 V, V <sub>I</sub> = 1.5 V	1.5	2.3	4	mA
<b>POWER</b>	GOOD						
	Power good threshold voltag	е	VSENSE falling		90		%V <sub>ref</sub>
	Power good hysteresis volta				3		%V <sub>ref</sub>
	Power good falling edge deg	litch <sup>(1)</sup>			35		μs
	Output saturation voltage, P	WRGD	$I_{(sink)} = 2.5 \text{ mA}$		0.18	0.30	V
	Leakage current, PWRGD		V <sub>I</sub> = 5.5 V			1	μΑ
CURREN	NT LIMIT						
	0		V <sub>I</sub> = 3 V, output shorted <sup>(1)</sup>	4	6.5		
	Current limit trip point		V <sub>I</sub> = 6 V, output shorted <sup>(1)</sup>	4.5	7.5		Α
	Current limit leading edge bla	anking time	(1)		100		ns
	Current limit total response to	me	(1)		200		ns
THERMA	AL SHUTDOWN						
	Thermal shutdown trip point(	1)		135	150	165	°C
	Thermal shutdown hysteresi				10		°C
OUTPUT	POWER MOSFETS			·			
			V <sub>I</sub> = 6 V <sup>(2)</sup>		59	88	
r <sub>DS(on)</sub>	Power MOSFET switches		V <sub>I</sub> = 3 V <sup>(2)</sup>		85		$m\Omega$

<sup>(1)</sup> Specified by design

 $<sup>^{(2)}</sup>$  Matched MOSFETs, low side  $r_{DS(on)}$  production tested, high side  $r_{DS(on)}$  specified by design



#### **PIN ASSIGNMENTS**

#### **PWP PACKAGE** (TOP VIEW) 10 AGND □□ 20 □□ RT VSENSE □ 2 19 ☐ FSEL 3 18 NC □ ☐ SS/ENA PWRGD 🞞 17 ☐ VBIAS воот 🞞 16 **Ⅲ** VIN 5 15 PH $\Box$ 6 РН 🗀 14 7 □ VIN РН □□ 8 13 ☐ PGND РН 🞞 9 12 ☐☐ PGND РН 🞞 11 ☐ PGND 10


NC - No internal connection

#### **Terminal Functions**

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and FSEL pin. Make PowerPAD connection to AGND.
воот	5	Bootstrap input. $0.022$ - $\mu F$ to $0.1$ - $\mu F$ low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
FSEL	19	Frequency select input. Provides logic input to select between two internally set switching frequencies.
NC	3	No connection
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.
PWRGD	4	Power good open drain output. Hi-Z when VSENSE $\geq$ 90% $V_{ref}$ , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f <sub>s</sub> .
SS/ENA	18	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1-µF to 1.0-µF ceramic capacitor.
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.
VSENSE	2	Error amplifier inverting input. Connect directly to output voltage sense point.




#### **FUNCTIONAL BLOCK DIAGRAM**





#### TYPICAL CHARACTERISTICS





#### **APPLICATION INFORMATION**

Figure 10 shows the schematic diagram for a typical TPS54314 application. The TPS54314 (U1) can provide up to 3 A of output current at a nominal output voltage of

1.8 V. For proper thermal performance, the PowerPAD underneath the TPS54314 integrated circuit needs to be soldered to the printed circuit board.




Figure 10. TPS54314 Schematic

#### **INPUT VOLTAGE**

The input to the circuit is a nominal 5 VDC, applied at J1. The optional input filter (C2) is a 220- $\mu$ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. C8 is the decoupling capacitor for the TPS54314 and must be located as close to the device as possible.

#### **FEEDBACK CIRCUIT**

The output voltage of the converter is fed directly into the VSENSE pin of the TPS54314. The TPS54314 is internally compensated to provide stability of the output under varying line and load conditions.

#### **OPERATING FREQUENCY**

In the application circuit, a 700 kHz operating frequency is selected by leaving FSEL open and connecting a 71.5 k $\Omega$  resistor between the RT pin and AGND. Different operating frequencies may be selected by varying the value of R3 using equation 1:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ k}\Omega$$
 (1)

Alternately, preset operating frequencies of 350 kHz or 550 kHz my be selected by leaving RT open and connecting the FSEL pin to AGND or VIN respectively.

#### **OUTPUT FILTER**

The output filter is composed of a 5.2- $\mu$ H inductor and 470- $\mu$ F capacitor. The inductor is a low dc resistance (16-m $\Omega$ ) type, Sumida CDRH104R–5R2. The capacitor used is a 4-V POSCAP with a maximum ESR of 40 m $\Omega$ .

The output filter components work with the internal compensation network to provide a stable closed loop response for the converter.

#### **PCB LAYOUT**

Figure 11 shows a generalized PCB layout guide for the TPS54311–16.

The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54311–16 ground pins. The minimum recommended bypass capacitance is 10- $\mu F$  ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

The TPS54311-16 has two internal grounds (analog and power). Inside the TPS54311-16, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54311-16, particularly at higher output currents. Ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There should be an area of ground one the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components




that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54311–16. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the timing resistor RT, slow-start capacitor and bias capacitor grounds. Connect this trace directly to AGND (pin 1).

The PH pins should be tied together and routed to the output inductor. Since the PH connection is the switching node, inductor should be located very close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.

Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as practical.

Connect the output of the circuit directly to the VSENSE pin. Do not place this trace too close to the PH trace. Do to the size of the IC package and the device pinout, they will have to be routed somewhat close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.



O VIA to Ground Plane

Figure 11. TPS54311 - 16 PCB Layout



## LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and

any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.




Figure 12. Recommended Land Pattern for 20-Pin PWP PowerPAD



#### **PERFORMANCE GRAPHS**






Figure 17





† Safe operating area is applicable to the test board conditions listed in the Dissipation Rating Table section of this data sheet.

Figure 19

SLVS416B - FEBRUARY 2002 - REVISED APRIL 2005



# DETAILED DESCRIPTION Under Voltage Lock Out (UVLO)

The TPS54311 – 16 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5- $\mu s$  rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

#### Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- $\mu$ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

DEVICE	OUTPUT VOLTAGE	SLOW-START
TPS54311	0.9 V	3.3 ms
TPS54312	1.2 V	4.5 ms
TPS54313	1.5 V	5.6 ms
TPS54314	1.8 V	3.3 ms
TPS54315	2.5 V	4.7 ms
TPS54316	3.3 V	6.1 ms

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A} \tag{2}$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (3)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

#### **VBIAS Regulator (VBIAS)**

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

#### Voltage Reference

The voltage reference system produces a precise  $V_{\rm ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54311 – 16, since it cancels offset errors in the scale and error amplifier circuits.

#### Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the FSEL pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor to the RT pin to ground and floating the FSEL pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ kHz}$$
 (4)

Table 1. Summary of the Frequency Selection Configurations

SWITCHING FREQUENCY	FSEL PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k

#### **Error Amplifier**

The high performance, wide bandwidth, voltage error amplifier is gain limited to provide internal compensation of the control loop. The user is given limited flexibility in choosing output L and C filter components. Inductance



values of 4.7  $\mu$ H to 10  $\mu$ H are typical and available from several vendors. The resulting designs exhibit good noise and ripple characteristics, along with exceptional transient response. Transient recovery times are typically in the range of 10 to 20  $\mu$ s.

#### **PWM Control**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V<sub>ref</sub>. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54311 - 16 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

#### **Dead-Time Control and MOSFET Drivers**

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the

turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- $\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

#### **Overcurrent Protection**

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

#### **Thermal Shutdown**

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

#### Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of Vref. the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of Vref and a 35- $\mu$ s falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.



30-Jul-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS54311PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54311PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54312PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54312PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54312PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54312PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54313PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54313PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54313PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54313PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54314PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54314PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54314PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54314PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54315PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54315PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54315PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	





30-Jul-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS54315PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54316PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54316PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54316PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54316PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54311, TPS54312, TPS54313, TPS54314, TPS54315, TPS54316:



30-Jul-2011

- Automotive: TPS54312-Q1, TPS54314-Q1, TPS54315-Q1, TPS54316-Q1
- Enhanced Product: TPS54311-EP, TPS54312-EP, TPS54313-EP, TPS54314-EP, TPS54315-EP, TPS54316-EP


#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2011

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54312PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54313PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54314PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54315PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54316PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 29-Jul-2011




\*All dimensions are nominal

7th difficiliate the financial							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54312PWPR	HTSSOP	PWP	20	2000	346.0	346.0	33.0
TPS54313PWPR	HTSSOP	PWP	20	2000	346.0	346.0	33.0
TPS54314PWPR	HTSSOP	PWP	20	2000	346.0	346.0	33.0
TPS54315PWPR	HTSSOP	PWP	20	2000	346.0	346.0	33.0
TPS54316PWPR	HTSSOP	PWP	20	2000	346.0	346.0	33.0

PWP (R-PDSO-G20)

## PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




## PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-8/W 05/11

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com