



3-A, WIDE INPUT RANGE, STEP-DOWN CONVERTER

Check for Samples: TPS5430, TPS5431

FEATURES

- Wide Input Voltage Range:
 - TPS5430: 5.5 V to 36 VTPS5431: 5.5 V to 23 V
- Up to 3-A Continuous (4-A Peak) Output Current
- High Efficiency up to 95% Enabled by 110-mΩ Integrated MOSFET Switch
- Wide Output Voltage Range: Adjustable Down to 1.22 V with 1.5% Initial Accuracy
- Internal Compensation Minimizes External Parts Count
- Fixed 500 kHz Switching Frequency for Small Filter Size
- Improved Line Regulation and Transient Response by Input Voltage Feed Forward
- System Protected by Overcurrent Limiting, Overvoltage Protection and Thermal Shutdown
- -40°C to 125°C Operating Junction Temperature Range
- Available in Small Thermally Enhanced 8-Pin SOIC PowerPAD™ Package

APPLICATIONS


- Consumer: Set-top Box, DVD, LCD Displays
- Industrial and Car Audio Power Supplies
- Battery Chargers, High Power LED Supply
- 12-V/24-V Distributed Power Systems

DESCRIPTION


The TPS5430/TPS5431 is a high-output-current PWM converter that integrates a low resistance high side N-channel MOSFET. Included on the substrate with the listed features are a high performance voltage error amplifier that provides tight voltage regulation accuracy under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 5.5 V; an internally set slow-start circuit to limit inrush currents; and a voltage feed-forward circuit to improve the transient response. Using the ENA pin, shutdown supply current is reduced to 18 µA typically. Other features include an active-high enable, overcurrent limiting, overvoltage protection and thermal shutdown. To reduce design complexity and external component count, the TPS5430/TPS5431 feedback loop is internally compensated. The TPS5431 is intended to operate from power rails up to 23 V. The TPS5430 regulates a wide variety of power sources including 24-V bus.

The TPS5430/TPS5431 device is available in a thermally enhanced, easy to use 8-pin SOIC PowerPAD™ package. TI provides evaluation modules and the Designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.

Simplified Schematic



Efficiency vs Output Current



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _J	INPUT VOLTAGE	OUTPUT VOLTAGE	PACKAGE ⁽¹⁾	PART NUMBER
-40°C to 125°C	5.5 V to 36 V	Adjustable to 1.22 V	Thermally Enhanced SOIC (DDA) (2)	TPS5430DDA
-40°C to 125°C	5.5 V to 23 V	Adjustable to 1.22 V	Thermally Enhanced SOIC (DDA) ⁽²⁾	TPS5431DDA

- (1) For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI web site at www.ti.com.
- (2) The DDA package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS5430DDAR). See applications section of data sheet for PowerPAD™ drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

				VALUE	UNIT
			VIN	-0.3 to 40 ⁽³⁾	
		TPS5430	воот	-0.3 to 50	
.,	lanut valtana nama		PH (steady-state)	-0.6 to 40 ⁽³⁾	
VI	/ _I Input voltage range		VIN	-0.3 to 25	
		TPS5431	воот	-0.3 to 35	.,
			PH (steady-state)	-0.6 to 25	V
			ENA	-0.3 to 7	
			воот-рн	10	
			VSENSE	-0.3 to 3	
			PH (transient < 10 ns)	-1.2	
Io	Source current		PH	Internally Limited	
I _{lkg}	Leakage current		PH	10	μA
TJ	Operating virtual junction	temperature range		-40 to 150	°C
T _{stg}	Storage temperature			-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated

⁽³⁾ Approaching the absolute maximum rating for the VIN pin may cause the voltage on the PH pin to exceed the absolute maximum rating.



THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾	TPS5430 TPS5431	UNITS	
		DDA (8 PINS)		
θ_{JA}	Junction-to-ambient thermal resistance (2-layer custom board) (4)	33		
θ_{JA}	Junction-to-ambient thermal resistance (4-layer custom board) (5)	26		
θ_{JA}	Junction-to-ambient thermal resistance (standard board)	42.3		
Ψлт	Junction-to-top characterization parameter	4.9	90044	
ΨЈВ	Junction-to-board characterization parameter	20.7	°C/W	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	46.4		
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	0.8		
θ_{JB}	Junction-to-board thermal resistance	20.8		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) Maximum power dissipation may be limited by overcurrent protection
- (3) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability. See *Thermal Calculations* in applications section of this data sheet for more information.
- (4) Test boards conditions:
 - (a) 3 in x 3 in, 2 layers, thickness: 0.062 inch.
 - (b) 2 oz. copper traces located on the top and bottom of the PCB.
 - (c) 6 thermal vias in the PowerPAD area under the device package.
- (5) Test board conditions:
 - (a) 3 in x 3 in, 4 layers, thickness: 0.062 inch.
 - (b) 2 oz. copper traces located on the top and bottom of the PCB.
 - (c) 2 oz. copper ground planes on the 2 internal layers.
 - (d) 6 thermal vias in the PowerPAD area under the device package.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
VIN	land to alta an annua	TPS5430	5.5	36	
	Input voltage range	TPS5431	5.5	23	V
TJ	Operating junction temperature		-40	125	°C

Product Folder Links: TPS5430 TPS5431



ELECTRICAL CHARACTERISTICS


 $T_J = -40$ °C to 125°C, VIN = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y VOLTAGE (VIN PIN)					
I _Q	Quiescent current	VSENSE = 2 V, Not switching, PH pin open		3	4.4	mA
~		Shutdown, ENA = 0 V		18	50	μΑ
UNDER	VOLTAGE LOCK OUT (UVLO)					
	Start threshold voltage, UVLO			5.3	5.5	V
	Hysteresis voltage, UVLO			330		mV
VOLTA	GE REFERENCE		*		•	
	Valta an información de la company	T _J = 25°C	1.202	1.221	1.239	V
	Voltage reference accuracy	$I_{O} = 0 A - 3 A$	1.196	1.221	1.245	V
OSCILL	_ATOR					
	Internally set free-running frequency		400	500	600	kHz
	Minimum controllable on time			150	200	ns
	Maximum duty cycle		87	89		%
ENABL	E (ENA PIN)					
	Start threshold voltage, ENA				1.3	V
	Stop threshold voltage, ENA		0.5			V
	Hysteresis voltage, ENA			450		mV
	Internal slow-start time (0~100%)		6.6	8	10	ms
CURRE	NT LIMIT					
	Current limit		4	5	6	Α
	Current limit hiccup time		13	16	20	ms
THERM	IAL SHUTDOWN		*		*	
	Thermal shutdown trip point		135	162		°C
	Thermal shutdown hysteresis			14		°C
OUTPU	T MOSFET					
	High side newer MOSEET audich	VIN = 5.5 V		150		C
r _{DS(on)}	High-side power MOSFET switch			110	230	mΩ



PIN ASSIGNMENTS

DDA PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS


TERMIN	NAL	DESCRIPTION					
NAME	NO.	DESCRIPTION					
BOOT	1	Boost capacitor for the high-side FET gate driver. Connect 0.01 µF low ESR capacitor from BOOT pin to PH pin.					
NC	2, 3	Not connected internally.					
VSENSE	4	Feedback voltage for the regulator. Connect to output voltage divider.					
ENA	5	On/off control. Below 0.5 V, the device stops switching. Float the pin to enable.					
GND	6	Ground. Connect to PowerPAD.					
VIN	7	Input supply voltage. Bypass VIN pin to GND pin close to device package with a high quality, low ESR ceramic capacitor.					
PH	8	Source of the high side power MOSFET. Connected to external inductor and diode.					
PowerPAD	9	GND pin must be connected to the exposed pad for proper operation.					

Draduat Folder Links, TDC5420, TDC


Copyright © 2006–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS


TYPICAL CHARACTERISTICS



SHUTDOWN QUIESCENT CURRENT



ON RESISTANCE



NON-SWITCHING QUIESCENT CURRENT




Figure 2.

VOLTAGE REFERENCE VS JUNCTION TEMPERATURE 1.230 1.225 1.225 1.210 -50 -25 0 25 5 T_J - Junction Temperature - °C

Figure 4.




Figure 6.



TYPICAL CHARACTERISTICS (continued) MINIMUM CONTROLLABLE ON TIME MINIMUM CONTROLLABLE DUTY RATIO






Figure 8.



APPLICATION INFORMATION

FUNCTIONAL BLOCK DIAGRAM



DETAILED DESCRIPTION

Oscillator Frequency

The internal free running oscillator sets the PWM switching frequency at 500 kHz. The 500 kHz switching frequency allows less output inductance for the same output ripple requirement resulting in a smaller output inductor.

Voltage Reference

The voltage reference system produces a precision reference signal by scaling the output of a temperature stable bandgap circuit. The bandgap and scaling circuits are trimmed during production testing to an output of 1.221 V at room temperature.

Enable (ENA) and Internal Slow Start

The ENA pin provides electrical on/off control of the regulator. Once the ENA pin voltage exceeds the threshold voltage, the regulator starts operation and the internal slow start begins to ramp. If the ENA pin voltage is pulled below the threshold voltage, the regulator stops switching and the internal slow start resets. Connecting the pin to ground or to any voltage less than $0.5\ V$ will disable the regulator and activate the shutdown mode. The quiescent current of the TPS5430/TPS5431 in shutdown mode is typically $18\ \mu A$.

The ENA pin has an internal pullup current source, allowing the user to float the ENA pin. If an application requires controlling the ENA pin, use open drain or open collector output logic to interface with the pin. To limit the start-up inrush current, an internal slow-start circuit is used to ramp up the reference voltage from 0 V to its final value, linearly. The internal slow start time is 8 ms typically.

Submit Documentation Feedback



Undervoltage Lockout (UVLO)

The TPS5430/TPS5431 incorporates an undervoltage lockout circuit to keep the device disabled when VIN (the input voltage) is below the UVLO start voltage threshold. During power up, internal circuits are held inactive and the internal slow start is grouded until VIN exceeds the UVLO start threshold voltage. Once the UVLO start threshold voltage is reached, the internal slow start is released and device start-up begins. The device operates until VIN falls below the UVLO stop threshold voltage. The typical hysteresis in the UVLO comparator is 330 mV.

Boost Capacitor (BOOT)

Connect a $0.01~\mu F$ low-ESR ceramic capacitor between the BOOT pin and PH pin. This capacitor provides the gate drive voltage for the high-side MOSFET. X7R or X5R grade dielectrics are recommended due to their stable values over temperature.

Output Feedback (VSENSE) and Internal Compensation

The output voltage of the regulator is set by feeding back the center point voltage of an external resistor divider network to the VSENSE pin. In steady-state operation, the VSENSE pin voltage should be equal to the voltage reference 1.221 V.

The TPS5430/TPS5431 implements internal compensation to simplify the regulator design. Since the TPS5430/TPS5431 uses voltage mode control, a type 3 compensation network has been designed on chip to provide a high crossover frequency and a high phase margin for good stability. See the *Internal Compensation Network* in the applications section for more details.

Voltage Feed Forward

The internal voltage feed forward provides a constant dc power stage gain despite any variations with the input voltage. This greatly simplifies the stability analysis and improves the transient response. Voltage feed forward varies the peak ramp voltage inversely with the input voltage so that the modulator and power stage gain are constant at the feed forward gain, i.e.

Feed Forward Gain =
$$\frac{VIN}{Ramp_{pk-pk}}$$
 (1)

The typical feed forward gain of TPS5430/TPS5431 is 25.

Pulse-Width-Modulation (PWM) Control

The regulator employs a fixed frequency pulse-width-modulator (PWM) control method. First, the feedback voltage (VSENSE pin voltage) is compared to the constant voltage reference by the high gain error amplifier and compensation network to produce a error voltage. Then, the error voltage is compared to the ramp voltage by the PWM comparator. In this way, the error voltage magnitude is converted to a pulse width which is the duty cycle. Finally, the PWM output is fed into the gate drive circuit to control the on-time of the high-side MOSFET.

Overcurrent Limiting

Overcurrent limiting is implemented by sensing the drain-to-source voltage across the high-side MOSFET. The drain to source voltage is then compared to a voltage level representing the overcurrent threshold limit. If the drain-to-source voltage exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system will ignore the overcurrent indicator for the leading edge blanking time at the beginning of each cycle to avoid any turn-on noise glitches.

Once overcurrent indicator is set true, overcurrent limiting is triggered. The high-side MOSFET is turned off for the rest of the cycle after a propagation delay. The overcurrent limiting mode is called cycle-by-cycle current limiting.

Sometimes under serious overload conditions such as short-circuit, the overcurrent runaway may still happen when using cycle-by-cycle current limiting. A second mode of current limiting is used, i.e. hiccup mode overcurrent limiting. During hiccup mode overcurrent limiting, the voltage reference is grounded and the high-side MOSFET is turned off for the hiccup time. Once the hiccup time duration is complete, the regulator restarts under control of the slow start circuit.

Product Folder Links: TPS5430 TPS5431



Overvoltage Protection

The TPS5430/TPS5431 has an overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions. The OVP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and a threshold of 112.5% x VREF. Once the VSENSE pin voltage is higher than the threshold, the high-side MOSFET will be forced off. When the VSENSE pin voltage drops lower than the threshold, the high-side MOSFET will be enabled again.

Thermal Shutdown

The TPS5430/TPS5431 protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown trip point, the voltage reference is grounded and the high-side MOSFET is turned off. The part is restarted under control of the slow start circuit automatically when the junction temperature drops 14°C below the thermal shutdown trip point.

PCB Layout

Connect a low ESR ceramic bypass capacitor to the VIN pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the TPS5430/TPS5431 ground pin. The best way to do this is to extend the top side ground area from under the device adjacent to the VIN trace, and place the bypass capacitor as close as possible to the VIN pin. The minimum recommended bypass capacitance is 4.7 μ F ceramic with a X5R or X7R dielectric.

There should be a ground area on the top layer directly underneath the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The GND pin should be tied to the PCB ground by connecting it to the ground area under the device as shown below.

The PH pin should be routed to the output inductor, catch diode and boot capacitor. Since the PH connection is the switching node, the inductor should be located very close to the PH pin and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The catch diode should also be placed close to the device to minimize the output current loop area. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. The component placements and connections shown work well, but other connection routings may also be effective.

Connect the output filter capacitor(s) as shown between the VOUT trace and GND. It is important to keep the loop formed by the PH pin, Lout, Cout and GND as small as is practical.

Connect the VOUT trace to the VSENSE pin using the resistor divider network to set the output voltage. Do not route this trace too close to the PH trace. Due to the size of the IC package and the device pin-out, the trace may need to be routed under the output capacitor. Alternately, the routing may be done on an alternate layer if a trace under the output capacitor is not desired.

If using the grounding scheme shown in Figure 9, use a via connection to a different layer to route to the ENA pin.

Submit Documentation Feedback







Figure 9. Design Layout





All dimensions in inches

Figure 10. TPS5430 Land Pattern

Application Circuits

Figure 11 shows the schematic for a typical TPS5430 application. The TPS5430 can provide up to 3-A output current at a nominal output voltage of 5 V. For proper thermal performance, the exposed PowerPAD™ underneath the device must be soldered down to the printed-circuit board.




Figure 11. Application Circuit, 12-V to 5.0-V

Design Procedure

The following design procedure can be used to select component values for the TPS5430. Alternately, the Designer Software may be used to generate a complete design. The Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

· Input voltage range

www.ti.com

- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- · Operating frequency

Design Parameters

For this design example, use the following as the input parameters:

DESIGN PARAMETER ⁽¹⁾	EXAMPLE VALUE
Input voltage range	10.8 V to 19.8 V
Output voltage	5 V
Input ripple voltage	300 mV
Output ripple voltage	30 mV
Output current rating	3 A
Operating frequency	500 kHz

⁽¹⁾ As an additional constraint, the design is set up to be small size and low component height.

Switching Frequency

The switching frequency for the TPS5430 is internally set to 500 kHz. It is not possible to adjust the switching frequency.

Input Capacitors

The TPS5430 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The recommended value for the decoupling capacitor, C1, is 10 μ F. A high quality ceramic type X5R or X7R is required. For some applications, a smaller value decoupling capacitor may be used, so long as the input voltage and current ripple ratings are not exceeded. The voltage rating must be greater than the maximum input voltage, including ripple.

This input ripple voltage can be approximated by Equation 2:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}(\text{MAX})} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + \left(I_{\text{OUT}(\text{MAX})} \times \text{ESR}_{\text{MAX}}\right)$$
(2)

Where $I_{OUT(MAX)}$ is the maximum load current, f_{SW} is the switching frequency, C_{IN} is the input capacitor value and ESR_{MAX} is the maximum series resistance of the input capacitor.

The maximum RMS ripple current also needs to be checked. For worst case conditions, this can be approximated by Equation 3:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \tag{3}$$

In this case the input ripple voltage would be 156 mV and the RMS ripple current would be 1.5 A. The maximum voltage across the input capacitors would be VIN max plus delta VIN/2. The chosen input decoupling capacitor is rated for 25 V and the ripple current capacity is greater than 3 A, providing ample margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

Additionally some bulk capacitance may be needed, especially if the TPS5430 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but it also should be rated to handle the maximum input voltage including ripple voltage and should filter the output so that input ripple voltage is acceptable.

Output Filter Components

Two components need to be selected for the output filter, L1 and C2. Since the TPS5430 is an internally compensated device, a limited range of filter component types and values can be supported.



Inductor Selection

To calculate the minimum value of the output inductor, use Equation 4:

$$L_{MIN} = \frac{V_{OUT(MAX)} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(max)} \times K_{IND} \times I_{OUT} \times F_{SW}}$$
(4)

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. Three things need to be considered when determining the amount of ripple current in the inductor: the peak to peak ripple current affects the output ripple voltage amplitude, the ripple current affects the peak switch current and the amount of ripple current determines at what point the circuit becomes discontinuous. For designs using the TPS5430, K_{IND} of 0.2 to 0.3 yields good results. Low output ripple voltages can be obtained when paired with the proper output capacitor, the peak switch current will be well below the current limit set point and relatively low load currents can be sourced before discontinuous operation.

For this design example use $K_{IND} = 0.2$ and the minimum inductor value is calculated to be 12.5 μ H. The next highest standard value is 15 μ H, which is used in this design.

For the output filter inductor it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from Equation 5:

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right)^2}$$
(5)

and the peak inductor current can be determined with Equation 6:

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$
(6)

For this design, the RMS inductor current is 3.003 A, and the peak inductor current is 3.31 A. The chosen inductor is a Sumida CDRH104R-150 15 μ H. It has a saturation current rating of 3.4 A and a RMS current rating of 3.6 A, easily meeting these requirements. A lesser rated inductor could be used, however this device was chosen because of its low profile component height. In general, inductor values for use with the TPS5430 are in the range of $10~\mu$ H to $100~\mu$ H.

Capacitor Selection

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor ripple current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. Due to the design of the internal compensation, it is desirable to keep the closed loop crossover frequency in the range 3 kHz to 30 kHz as this frequency range has adequate phase boost to allow for stable operation. For this design example, it is assumed that the intended closed loop crossover frequency will be between 2590 Hz and 24 kHz and also below the ESR zero of the output capacitor. Under these conditions the closed loop crossover frequency is related to the LC corner frequency by:

$$f_{CO} = \frac{f_{LC}^2}{85 \, V_{OUT}} \tag{7}$$

And the desired output capacitor value for the output filter to:

$$C_{OUT} = \frac{1}{3357 \times L_{OUT} \times f_{CO} \times V_{OUT}}$$
(8)

For a desired crossover of 18 kHz and a 15- μ H inductor, the calculated value for the output capacitor is 220 μ F. The capacitor type should be chosen so that the ESR zero is above the loop crossover. The maximum ESR should be:

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated



$$ESR_{MAX} = \frac{1}{2\pi \times C_{OUT} \times f_{CO}}$$
(9)

The maximum ESR of the output capacitor also determines the amount of output ripple as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter. Check that the maximum specified ESR as listed in the capacitor data sheet results in an acceptable output ripple voltage:

$$V_{PP} (MAX) = \frac{ESR_{MAX} \times V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{N_C \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$
(10)

Where:

 ΔV_{PP} is the desired peak-to-peak output ripple.

N_C is the number of parallel output capacitors.

F_{SW} is the switching frequency.

For this design example, a single 220- μ F output capacitor is chosen for C3. The calculated RMS ripple current is 143 mA and the maximum ESR required is 40 m Ω . A capacitor that meets these requirements is a Sanyo Poscap 10TPB220M, rated at 10 V with a maximum ESR of 40 m Ω and a ripple current rating of 3 A. An additional small 0.1- μ F ceramic bypass capacitor may also used, but is not included in this design.

The minimum ESR of the output capacitor should also be considered. For good phase margin, the ESR zero when the ESR is at a minimum should not be too far above the internal compensation poles at 24 kHz and 54 kHz.

The selected output capacitor must also be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the output capacitor is given by Equation 11:

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times N_{C}} \right]$$
(11)

Where:

N_C is the number of output capacitors in parallel.

F_{SW} is the switching frequency.

Other capacitor types can be used with the TPS5430, depending on the needs of the application.

Output Voltage Setpoint

The output voltage of the TPS5430 is set by a resistor divider (R1 and R2) from the output to the VSENSE pin. Calculate the R2 resistor value for the output voltage of 5 V using Equation 12:

$$R2 = \frac{R1 \times 1.221}{V_{OUT} - 1.221}$$
 (12)

For any TPS5430 design, start with an R1 value of 10 k Ω . R2 is then 3.24 k Ω .

Boot Capacitor

The boot capacitor should be $0.01 \mu F$.



Catch Diode

The TPS5430 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus on half the peak to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.

Additional Circuits

Figure 12 and Figure 13 show application circuits using wide input voltage ranges. The design parameters are similar to those given for the design example, with a larger value output inductor and a lower closed loop crossover frequency.




Figure 12. 10-35 V Input to 5 V Output Application Circuit




Figure 13. 9–21 V Input to 5 V Output Application Circuit

Circuit Using Ceramic Output Filter Capacitors

Figure 14 shows an application circuit using all ceramic capacitors for the input and output filters which generates a 3.3-V output from a 10-V to 24-V input. The design procedure is similar to those given for the design example, except for the selection of the output filter capacitor values and the design of the additional compensation components required to stabilize the circuit.

Submit Documentation Feedback






Figure 14. Ceramic Output Filter Capacitors Circuit

Output Filter Component Selection

Using Equation 11, the minimum inductor value is 12 µH. A value of 15 µH is chosen for this design.

When using ceramic output filer capacitors, the recommended LC resonant frequency should be no more than 7 kHz. Since the output inductor is already selected at 15 μ H, this limits the minimum output capacitor value to:

$$C_{O}(MIN) \ge \frac{1}{(2\pi \times 7000)^{2} \times L_{O}}$$
 (13)

The minimum capacitor value is calculated to be $34\mu F$. For this circuit a larger value of capacitor yields better transient response. A single 100- μF output capacitor is used for C3. It is important to note that the actual capacitance of ceramic capacitors decreases with applied voltage. In this example, the output voltage is set to 3.3 V, minimizing this effect.

External Compensation Network

When using ceramic output capacitors, additional circuitry is required to stabilize the closed loop system. For this circuit, the external components are R3, C4, C6, and C7. To determine the value of these components, first calculate the LC resonant frequency of the output filter:

$$F_{LC} = \frac{1}{2\pi \sqrt{L_O \times C_O (EFF)}}$$
(14)

For this example the effective resonant frequency is calculated as 4109 Hz

The network composed of R1, R2, R3, C5, C6, and C7 has two poles and two zeros that are used to tailor the overall response of the feedback network to accommodate the use of the ceramic output capacitors. The pole and zero locations are given by the following equations:

$$Fp1 = 500000 \times \frac{V_O}{F_{LC}}$$
 (15)

$$Fz1 = 0.7 \times F_{LC} \tag{16}$$



$$Fz2 = 2.5 \times F_{LC} \tag{17}$$

The final pole is located at a frequency too high to be of concern. The second zero, Fz2 as defined by Equation 17 uses 2.5 for the frequency multiplier. In some cases this may need to be slightly higher or lower. Values in the range of 2.3 to 2.7 work well. The values for R1 and R2 are fixed by the 3.3-V output voltage as calculated using Equation 12. For this design R1 = 10 k Ω and R2 = 5.90 k Ω . With Fp1 = 401 Hz, Fz1 = 2876 Hz and Fz2 = 10.3 kHz, the values of R3, C6 and C7 are determined using Equation 18, Equation 19, and Equation 20:

$$C7 = \frac{1}{2\pi \times \text{Fp1 x (R1 || R2)}}$$
 (18)

$$R3 = \frac{1}{2\pi \times Fz1 \times C7} \tag{19}$$

$$C6 = \frac{1}{2\pi \times Fz2 \times R1}$$
 (20)

For this design, using the closest standard values, C7 is 0.1 μ F, R3 is 549 Ω , and C6 is 1500 pF. C4 is added to improve load regulation performance. It is effectively in parallel with C6 in the location of the second pole frequency, so it should be small in relationship to C6. C4 should be less the 1/10 the value of C6. For this example, 150 pF works well.

For additional information on external compensation of the TPS5430, TPS5431 or other wide voltage range devices, see SLVA237 Using TPS5410/20/30/31 With Aluminum/Ceramic Output Capacitors

ADVANCED INFORMATION

Output Voltage Limitations

Due to the internal design of the TPS5430, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87% and is given by:

$$V_{OUTMAX} = 0.87 \times \left(\left(V_{INMIN} - I_{OMAX} \times 0.230 \right) + V_{D} \right) - \left(I_{OMAX} \times R_{L} \right) - V_{D}$$
(21)

Where

V_{INMIN} = minimum input voltage

I_{OMAX} = maximum load current

 V_D = catch diode forward voltage.

 R_1 = output inductor series resistance.

This equation assumes maximum on resistance for the internal high side FET.

The lower limit is constrained by the minimum controllable on time which may be as high as 200 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by:

$$V_{OUTMIN} = 0.12 \times \left(\left(V_{INMAX} - I_{OMIN} \times 0.110 \right) + V_{D} \right) - \left(I_{OMIN} \times R_{L} \right) - V_{D}$$
(22)

Where

V_{INMAX} = maximum input voltage

I_{OMIN} = minimum load current

 V_D = catch diode forward voltage.

 R_1 = output inductor series resistance.

This equation assumes nominal on resistance for the high side FET and accounts for worst case variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked to assure proper functionality.

Submit Documentation Feedback



Internal Compensation Network

The design equations given in the example circuit can be used to generate circuits using the TPS5430/TPS5431. These designs are based on certain assumptions and will tend to always select output capacitors within a limited range of ESR values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of the TPS5430/TPS5431. Equation 23 gives the nominal frequency response of the internal voltage-mode type III compensation network:

$$H(s) = \frac{\left(1 + \frac{s}{2\pi \times Fz1}\right) \times \left(1 + \frac{s}{2\pi \times Fz2}\right)}{\left(\frac{s}{2\pi \times Fp0}\right) \times \left(1 + \frac{s}{2\pi \times Fp1}\right) \times \left(1 + \frac{s}{2\pi \times Fp2}\right) \times \left(1 + \frac{s}{2\pi \times Fp3}\right)}$$
(23)

Where

Fp0 = 2165 Hz, Fz1 = 2170 Hz, Fz2 = 2590 Hz

Fp1 = 24 kHz, Fp2 = 54 kHz, Fp3 = 440 kHz

Fp3 represents the non-ideal parasitics effect.

Using this information along with the desired output voltage, feed forward gain and output filter characteristics, the closed loop transfer function can be derived.

Thermal Calculations

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working at light loads in the discontinuous conduction mode.

Conduction Loss: Pcon = I_{OUT} ² x Rds(on) x V_{OUT}/V_{IN}

Switching Loss: Psw = $V_{IN} \times I_{OUT} \times 0.01$ **Quiescent Current Loss:** Pq = $V_{IN} \times 0.01$ **Total Loss:** Ptot = Pcon + Psw + Pq


Given $T_A \Rightarrow$ Estimated Junction Temperature: $T_J = T_A + Rth \times Ptot$

Given T_{JMAX} = 125°C => Estimated Maximum Ambient Temperature: T_{AMAX} = T_{JMAX} - Rth x Ptot



PERFORMANCE GRAPHS


The performance graphs (Figure 15 through Figure 21) are applicable to the circuit in Figure 11. Ta = 25 °C. unless otherwise specified.



0.3
0.2
0.1
0.0
0.1
0.2
0.1
0.2
0.2
0.3
0 0.5 1 1.5 2 2.5 3
0 0.5 1 0.5 0.5 1

Figure 15. Efficiency vs. Output Current








Figure 17. Input Regulation % vs. Input Voltage

Figure 18. Input Voltage Ripple and PH Node, $I_0 = 3$ A.






Figure 19. Output Voltage Ripple and PH Node, $I_{\rm O}$ = 3 A





Figure 20. Transient Response, I_O Step 0.75 to 2.25 A.



t - Time = 2 ms/Div Figure 21. Startup Waveform, V_{IN} and V_{OUT} .



REVISION HISTORY

Changes from Original (January 2006) to Revision A	Page
Added device number TPS5431	1
Changed Figure 12	
Added Figure 13	
Changes from Revision A (March 2006) to Revision B	Page
Added Note 3 to the ABSOLUTE MAXIMUM RATINGS table	2
Changes from Revision B (August 2006) to Revision C	Page
Changed the Efficiency vs Output Current graph	1
Changed the FUNCTIONAL BLOCK DIAGRAM	8
Added the Circuit Using Ceramic Output Filter Capacitors section	
Changes from Revision C (November 2006) to Revision D	Page
Replaced the DISSIPATION RATINGS with the THERMAL INFORMATION table .	3
Changes from Revision D (January 2013) to Revision E	Page
Deleted SWIFT from the data sheet Title, Features, and Description	1





22-.lan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS5430DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 0	5430	Samples
TPS5430DDAG4	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5430	Samples
TPS5430DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5430	Samples
TPS5430DDARG4	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5430	Samples
TPS5431DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5431	Samples
TPS5431DDAG4	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5431	Samples
TPS5431DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5431	Samples
TPS5431DDARG4	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5431	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

22-Jan-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS5430:

Automotive: TPS5430-Q1

● Enhanced Product: TPS5430-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5430DDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS5431DDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5430DDAR	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
TPS5431DDAR	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206322-3/L 05/12

NOTE: A. All linear dimensions are in millimeters



PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>