

SLAS148 - SEPTEMBER 1996

- 8-Bit Resolution
- 2.7 V to 3.6 V V<sub>CC</sub>
- Easy Microprocessor Interface or Standalone Operation
- Operates Ratiometrically or With V<sub>CC</sub> Reference
- Single Channel or Multiplexed Twin Channels With Single-Ended or Differential Input Options
- Input Range 0 V to V<sub>CC</sub> With V<sub>CC</sub> Reference
- Inputs and Outputs Are Compatible With TTL and MOS
- Conversion Time of 32 μs at f<sub>(CLK)</sub> = 250 kHz
- Designed to Be Functionally Equivalent to the National Semiconductor ADC0831 and ADC0832 at 3 V Supply
- Total Unadjusted Error . . . ± 1 LSB

# TLV0831 . . . D OR P PACKAGE (TOP VIEW)



# TLV0832 . . . D OR P PACKAGE (TOP VIEW)



### description

These devices are 8-bit successive-approximation analog-to-digital converters. The TLV0831 has single input channels; the TLV0832 has multiplexed twin input channels. The serial output is configured to interface with standard shift registers or microprocessors.

The TLV0832 multiplexer is software configured for single-ended or differential inputs. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

The operation of the TLV0831 and TLV0832 devices is very similar to the more complex TLV0834 and TLV0838 devices. Ratiometric conversion can be attained by setting the REF input equal to the maximum analog input signal value, which gives the highest possible conversion resolution. Typically, REF is set equal to  $V_{CC}$  (done internally on the TLV0832).

The TLV0831C and TLV0832C are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLV0831I and TLV0832I are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### **AVAILABLE OPTIONS**

	PACKAGE								
TA	SMALL	OUTLINE (D)	PLASTIC DIP (P)						
0°C to 70°C	TLV0831CD	TLV0832CD	TLV0831CP	TLV0832CP					
-40°C to 85°C	TLV0831ID	TLV0832ID	TLV0831IP	TLV0832IP					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLAS148 - SEPTEMBER 1996

### functional block diagram





SLAS148 - SEPTEMBER 1996

### functional description

The TLV0831 and TLV0832 use a sample-data-comparator structure that converts differential analog inputs by a successive-approximation routine. The input voltage to be converted is applied to an input terminal and is compared to ground (single ended), or to an adjacent input (differential). The TLV0832 input terminals can be assigned a positive (+) or negative (–) polarity. The TLV0831 contains only one differential input channel with fixed polarity assignment; therefore it does not require addressing. The signal can be applied differentially, between IN+ and IN-, to the TLV0831 or can be applied to IN+ with IN- grounded as a single ended input. When the signal input applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial-data link from the controlling processor. A serial-communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A conversion is initiated by setting  $\overline{CS}$  low, which enables all logic circuits.  $\overline{CS}$  must be held low for the complete conversion process. A clock input is then received from the processor. An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. DO comes out of the high-impedance state and provides a leading low for one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive-ladder output. As the conversion proceeds, conversion data is simultaneously output from DO, with the most significant bit (MSB) first. After eight clock periods, the conversion is complete. When  $\overline{CS}$  goes high, all internal registers are cleared. At this time, the output circuits go to the high-impedance state. If another conversion is desired,  $\overline{CS}$  must make a high-to-low transition followed by address information.


A TLV0832 input configuration is assigned during the multiplexer-addressing sequence. The multiplexer address shifts into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single ended or differential. When the input is differential, the polarity of the channel input is assigned. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.


On each low-to-high transition of the clock input, the data on DI is clocked into the multiplexer-address shift register. The first logic high on the input is the start bit. A 2-bit assignment word follows the start bit on the TLV0832. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The TLV0832 DI terminal to the multiplexer shift register is disabled for the duration of the conversion.

The TLV0832 outputs the least-significant-bit (LSB) first data after the MSB-first data stream. The DI and DO terminals can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because DI is only examined during the multiplexer-addressing interval and DO is still in the high-impedance state.



### sequence of operation





### TLV0832 MUX-ADDRESS CONTROL LOGIC TABLE

MUX A	DDRESS	CHANNEL NUMBER			
SGL/DIF	ODD/EVEN	CH0	CH1		
L	L	+	_		
L	Н	_	+		
Н	L	+			
Н	Н		+		

H = high level, L = low level,

- or + = terminal polarity for the selected input channel



SLAS148 - SEPTEMBER 1996

# absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage, V <sub>CC</sub> (see Note 1)	6.5 V
Input voltage range, V <sub>I</sub> : Logic	
Analog	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Input current, I <sub>I</sub>	±5 mA
Total input current	±20 mA
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: P package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub> (see clock operatin	g conditions)	2.7	3.3	3.6	V
High-level input voltage, VIH		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
Clash fraguency frague	V <sub>CC</sub> = 2.7 V			250	kHz
Clock frequency, f(CLK)	V <sub>CC</sub> = 3.3 V	10		600	kHz
Clock duty cycle (see Note 2)		40%		60%	
Pulse duration, CS high, twH(CS)		220			ns
Setup time, CS low or TLV0832 data vali	d before CLK↑, t <sub>SU</sub>	350			ns
Hold time, TLV0832 data valid after CLK	`, t <sub>h</sub>	90			ns
Operating free cir temperature T.	C suffix	0		70	°C
Operating free-air temperature, T <sub>A</sub>	I suffix	-40		85	C

NOTE 2: The clock-duty-cycle range ensures proper operation at all clock frequencies. When a clock frequency is used outside the recommended duty-cycle range, the minimum pulse duration (high or low) is 1 μs.



NOTE 1: All voltage values, except differential voltages, are with respect to the network ground terminal.

SLAS148 - SEPTEMBER 1996

### electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 3.3 \text{ V}$ , $f_{(CLK)} = 250 \text{ kHz (unless otherwise noted)}$

### digital section

	PARAMETER	TEOT 0011	DITIONST	(	C SUFFIX	(		I SUFFIX		UNIT
	PARAWETER	TEST CON	DITIONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
\/a	High-level output voltage	V <sub>CC</sub> = 3 V,	$I_{OH} = -360  \mu A$	2.8			2.4			V
VOH	High-level output voltage	V <sub>CC</sub> = 3 V,	$I_{OH} = -10 \mu A$	2.9			2.8			V
VOL	Low-level output voltage	V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 1.6 mA			0.34			0.4	V
lιΗ	High-level input current	V <sub>IH</sub> = 3.6 V			0.005	1		0.005	1	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>IL</sub> = 0			-0.005	-1		-0.005	-1	μΑ
ІОН	High-level output (source) current	At V <sub>OH</sub> , DO= 0 V	, T <sub>A</sub> = 25°C	-6.5	-15		-6.5	-15		mA
loL	Low-level output (sink) current	At V <sub>OL</sub> , DO= 0 V,	T <sub>A</sub> = 25°C	8	-16		8	-16		mA
	High-impedance-state output	V <sub>O</sub> = 3.3 V,	T <sub>A</sub> = 25°C		0.01	3		0.01	3	
loz	current (DO)	$V_{O} = 0$ ,	T <sub>A</sub> = 25°C		-0.01	-3		-0.01	-3	μΑ
Ci	Input capacitance				5			5		pF
Co	Output capacitance				5			5		pF

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

### analog and converter section

	PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
VIC	Common-mode input voltage		See Note 3	-0.05 to V <sub>CC</sub> +0.05			V
		On channel	V <sub>I</sub> = 3.3 V			1	
ler in s	Standby innut augment (occ Note 4)	Off channel	V <sub>I</sub> = 0			-1	
<sup>I</sup> I(stdby)	Standby input current (see Note 4)	On channel	V <sub>I</sub> = 0			-1	μΑ
		Off channel	V <sub>I</sub> = 3.3 V			1	
ri(REF)	Input resistance to REF			1.3	2.4	5.9	kΩ

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

NOTES: 3. When channel IN- is more positive than channel IN+, the digital output code is 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above VCC. Care must be taken during testing at low V<sub>CC</sub> levels (3 V) because high-level analog input voltage (3.6 V) can, especially at high temperatures, cause the input diode to conduct and cause errors for analog inputs that are near full scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code is correct. To achieve an absolute 0- to 3.3-V input range requires a minimum VCC of 3.25 V for all variations of temperature and load.

4. Standby input currents go in or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state conditions.

### total device

	PARAMETER	MIN	TYP‡	MAX	UNIT	
laa	Cumply autront	TLV0831		0.2	0.75	m A
ICC	Supply current	TLV0832		1.5	2.5	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

operating characteristics  $V_{CC}$  =  $V_{ref}$  = 3.3 V,  $f_{(CLK)}$  = 250 kHz,  $t_r$  =  $t_f$  = 20 ns,  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER		TEST CONDITIONS†	MIN	TYP	MAX	UNIT
	Supply-voltage variation error	V <sub>CC</sub> = 3 V to 3.6 V		±1/16	±1/4	LSB	
	Total unadjusted error (see Note 5)	V <sub>ref</sub> = 3.3 V, T <sub>A</sub> = MIN to MAX			±1	LSB	
	Common-mode error	Differential mode		±1/16	±1/4	LSB	
	Propagation delay time, output data after CLK↑	MSB-first data	C <sub>I</sub> = 100 pF		200	500	ns
<sup>t</sup> pd	(see Note 6)	LSB-first data	CL = 100 pr		80	200	115
÷	Contract disable time BO attended	-	$C_L = 10 \text{ pF}, \qquad R_L = 10 \text{ k}\Omega$		80	125	
<sup>t</sup> dis	Output disable time, DO after CS↑		$C_L = 100 \text{ pF},  R_L = 2 \text{ k}\Omega$			250	ns
t <sub>conv</sub>	Conversion time (multiplexer-addressing time not included)					8	clock periods

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
  - 6. The MSB-first data is output directly from the comparator and, therefore, requires additional delay to allow for comparator response time. LSB-first data applies only to TLV0832.



### PARAMETER MEASUREMENT INFORMATION







Figure 2. Data-Output Timing

Figure 1. TLV0832 Data-Input Timing



NOTE A: CL includes probe and jig capacitance.

Figure 3. Output Disable Time Test Circuit and Voltage Waveforms



### TYPICAL CHARACTERISTICS

### THE OTHER

# UNADJUSTED OFFSET ERROR VS REFERENCE VOLTAGE 16 VI+ = VI- = 0 V 12 10 0.01 0.01 1.0 10 Vref - Reference Voltage - V

Figure 4

### LINEARITY ERROR

### vs FREE-AIR TEMPERATURE




Figure 6

# LINEARITY ERROR vs

## REFERENCE VOLTAGE




Figure 5

# LINEARITY ERROR

### VS






Figure 7

### TYPICAL CHARACTERISTICS







### TYPICAL CHARACTERISTICS




Figure 11. Differential Nonlinearity With Output Code




Figure 12. Integral Nonlinearity With Output Code




Figure 13. Total Unadjusted Error With Output Code





### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLV0831CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0831CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0831ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0831IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0831IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0832CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0832CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0832ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV0832IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV0832IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:



### PACKAGE OPTION ADDENDUM

16-Mar-2007

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV0831CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV0831IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV0832CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV0832IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV0831CDR	SOIC	D	8	2500	346.0	346.0	29.0
TLV0831IDR	SOIC	D	8	2500	346.0	346.0	29.0
TLV0832CDR	SOIC	D	8	2500	346.0	346.0	29.0
TLV0832IDR	SOIC	D	8	2500	346.0	346.0	29.0

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated