





SCES131I-MARCH 1998-REVISED FEBRUARY 2015

# SNx4LV126A Quadruple Bus Buffer Gates With 3-State Outputs

Technical

Documents

Sample &


Buy

#### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max  $t_{pd}$  of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2.3 V at  $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- loff Supports Live Insertion, Partial Power Down • Mode, and Back Drive Protection
- Support Mixed-Mode Voltage Operation on All • Ports
- Latch-Up Performance Exceeds 250 mA per . JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### Applications 2

- Servers
- **Network Switch**
- **Electronic Point of Sales**
- TV
- Set-Top-Box





Tools &

Software

The 'LV126A quadruple bus buffer gates are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

Support &

Community

20

These quadruple bus buffer gates are designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The 'LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SOIC (14)	3.91 mm × 8.65 mm			
	SOP (14)	5.30 mm × 10.30 mm			
SN74LV126A	SSOP (14)	5.30 mm × 6.20 mm			
	TSSOP (14)	4.40 mm × 5.00 mm			
	TVSOP (14)	4.40 mm × 3.60 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



2

1	Feat	ures 1
2	App	lications1
3	Des	cription 1
4		sion History2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information
	6.5	Electrical Characteristics5
	6.6	Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$
	6.7	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$
	6.8	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 6$
	6.9	Noise Characteristics for SN74LV126A7
	6.10	Operating Characteristics7
	6.11	Typical Characteristics 7
7	Para	meter Measurement Information

# **4** Revision History

Char

	8.2	Functional Block Diagram	9
	8.3	Feature Description	9
	8.4	Device Functional Modes	9
9	App	lication and Implementation	10
	9.1	Application Information	10
	9.2	Typical Application	10
10	Pow	ver Supply Recommendations	11
11	Lay	out	11
	11.1	Layout Guidelines	11
	11.2	Layout Example	11
12	Dev	ice and Documentation Support	12
	12.1	Related Links	12
	12.2	Trademarks	12
	12.3	Electrostatic Discharge Caution	12
	12.4	Glossary	12
13		hanical, Packaging, and Orderable	12


anges from Revision H (April 2005) to Revision I	Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	

•	Updated operating free-air temperature maximum from 85°C to 125°C for SN74LV126A	5
---	----------------------------------------------------------------------------------	---


www.ti.com



# 5 Pin Configuration and Functions



2OE      4      11      4Y        2A      5      10      3OE        2Y      6      9      3A	10E[1 1A[2 1Y]3	14 V <sub>CC</sub> 13 40E 12 4A
	2A[5	10 3OE



A. NC - No internal connection



PIN	I/O	DESCRIPTION			
1	10E	Enable pin			
2	1A	Input 1			
3	1Y	Output 1			
4	20E	Enable 2			
5	2A	Input 2			
6	2Y	Output 2			
7	GND	GND			
8	3Y	Output 3			
9	3A	Input 3			
10	30E	Enable 3			
11	4Y	Output 4			
12	4A	Input 4			
13	40E	Enable 4			
14	V <sub>CC</sub>	V <sub>CC</sub>			

SCES1311-MARCH 1998-REVISED FEBRUARY 2015

www.ti.com

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state $^{(2)}$	-0.5	7	V
Vo	Output voltage <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5 V	V
I <sub>IK</sub>	Input clamp current, V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current, V <sub>O</sub> < 0		-50	mA
Io	Continuous output current, $V_O = 0$ to $V_{CC}$	-35	35	mA
	Continuous current through V <sub>CC</sub> or GND	-70	70	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) This value is limited to 5.5-V maximum.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
V <sub>(ESD)</sub>	<sup>D)</sup> discharge Charged-device model (CDM), per JEDEC spe	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

see (1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
V		$V_{CC}$ = 2.3 to 2.7 V	V <sub>CC</sub> × 0.7		V	
VIH	High-level input voltage	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$	V <sub>CC</sub> × 0.7		V	
		$V_{CC}$ = 4.5 to 5.5 V	$V_{CC} \times 0.7$			
V <sub>IL</sub>		$V_{CC} = 2 V$		0.5		
	Low-level input voltage	$V_{CC}$ = 2.3 to 2.7 V		$V_{CC} \times 0.3$	V	
		$V_{CC}$ = 3 to 3.6 V		$V_{CC} \times 0.3$		
		$V_{CC}$ = 4.5 to 5.5 V		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
V		High or low state	0	$V_{CC}$	V	
Vo	Output voltage	3-state	0	5.5	V	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2 V$		-50	μA	
		$V_{CC}$ = 2.3 to 2.7 V		-2		
		$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		-8	mA	
		$V_{CC}$ = 4.5 to 5.5 V		-16		

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



#### SN54LV126A, SN74LV126A SCES131I-MARCH 1998-REVISED FEBRUARY 2015

#### www.ti.com

#### **Recommended Operating Conditions (continued)**

see  $^{(1)}$ 

			MIN M	AX	UNIT
		$V_{CC} = 2 V$		50	μA
	Low lovel output ourrent	$V_{CC}$ = 2.3 to 2.7 V		2	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		8	mA
		$V_{CC}$ = 4.5 to 5.5 V		16	
		$V_{CC}$ = 2.3 to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC}$ = 3 to 3.6 V		100	ns/V
		$V_{CC}$ = 4.5 to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	SN54LV126A	-55	125	°C
		SN74LV126A	-40	125	C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		D	DB	DGV	NS	PW	UNIT
				14 PINS			UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	92.7	105.0	127.6	89.6	119.8	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.1	57.5	50.7	47.2	48.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.0	52.3	60.5	48.4	61.5	°C/W
ΨJT	Junction-to-top characterization parameter	18.9	19.1	6.1	14.0	5.7	
$\Psi_{JB}$	Junction-to-board characterization parameter	46.7	51.8	59.8	48.1	61.0	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The package thermal impedance is calculated in accordance with JESD 51-7.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 to 5.5 V	V <sub>CC</sub> - 0.1			
	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	3 V	2.48			v
	I <sub>OH</sub> = -16 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 to 5.5 V			0.1	
	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	3 V			0.44	v
	I <sub>OL</sub> = 16 mA	4.5 V			0.55	
l <sub>l</sub>	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V			±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±5	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA
I <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			5	μA
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		1.6		pF

#### SN54LV126A, SN74LV126A

SCES1311-MARCH 1998-REVISED FEBRUARY 2015

www.ti.com

TRUMENTS

XAS

### 6.6 Switching Characteristics, V<sub>cc</sub> = 2.5 V ±0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	1 0		0 (		, <b>v</b>	,			
PARAMETER			LOAD	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
t <sub>pd</sub>	А				7.1 <sup>(1)</sup>	13 <sup>(1)</sup>	1 <sup>(2)</sup>	15.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pF		7.4 <sup>(1)</sup>	13 <sup>(1)</sup>	1 <sup>(2)</sup>	15.5 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				5.7 <sup>(1)</sup>	14.7 <sup>(1)</sup>	1 <sup>(2)</sup>	17 <sup>(2)</sup>	
t <sub>pd</sub>	А				9.2	16.5	1	18.5	
t <sub>en</sub>	OE	Y	C = 50  pE		9.5	16.5	1	18.5	
t <sub>dis</sub>	OE		C <sub>L</sub> = 50 pF		8.1	18.2	15	20.5	ns
t <sub>sk(o)</sub>						2		2 <sup>(3)</sup>	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) Value applies for SN74LV126A only

### 6.7 Switching Characteristics, $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED			LOAD T <sub>A</sub> = 25°C						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A				5 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(2)</sup>	9.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pF		5.1 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(2)</sup>	9.5 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				4.4 <sup>(1)</sup>	9.7 <sup>(1)</sup>	1 <sup>(2)</sup>	11.5 <sup>(2)</sup>	
t <sub>pd</sub>	A				6.4	11.5	1	13	
t <sub>en</sub>	OE	Y			6.6	11.5	1	13	
t <sub>dis</sub>	OE		C <sub>L</sub> = 50 pF		6.1	13.2	1	15	ns
t <sub>sk(o)</sub>						1.5		1.5 <sup>(3)</sup>	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) Value applies for SN74LV126A only

## 6.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			LOAD	T <sub>A</sub> = 25°C					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	WAX	UNIT
t <sub>pd</sub>	A				3.5 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(2)</sup>	6.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pF		3.6 <sup>(1)</sup>	5.1 <sup>(1)</sup>	1 <sup>(2)</sup>	6 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				3.3 <sup>(1)</sup>	6.8 <sup>(1)</sup>	1 <sup>(2)</sup>	8 <sup>(2)</sup>	
t <sub>pd</sub>	A				4.6	7.5	1	8.5	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 50 pF		4.6	7.1	1	8	~~
t <sub>dis</sub>	OE				4.3	8.8	1	10	ns
t <sub>sk(o)</sub>						1		1 <sup>(3)</sup>	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) This values applies for SN74LV126A only



### 6.9 Noise Characteristics for SN74LV126A

 $V_{CC} = 3.3 \text{ V}, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}\text{C} \text{ (see }^{(1)}\text{)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2	-0.8	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.97	

(1) Characteristics are for surface-mount packages only.


## 6.10 Operating Characteristics

#### $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	Vcc	ТҮР	UNIT
6	Dower dissinction conscitutes	Outpute enables C E0 pE f 10 MUIT	3.3 V	14.4	~ <b>F</b>
C <sub>pd</sub> Pow	Power dissipation capacitance	Outputs enable; $C_L = 50 \text{ pF}$ , $f = 10 \text{ MHz}$	5 V	15.9	pF

## 6.11 Typical Characteristics

TBD




SN54LV126A, SN74LV126A SCES1311-MARCH 1998-REVISED FEBRUARY 2015



www.ti.com

#### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

8




#### 8 Detailed Description

#### Overview 8.1

The SN74LV126A devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### 8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages. Α.

#### Figure 4. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

- Wide operating voltage range, operates from 2 to 5.5 V •
- Allows down voltage translation, inputs accept voltages to 5.5 V
- loff supports live insertion, partial power down mode, and back drive protection

#### 8.4 Device Functional Modes

•		,		
INP	OUTPUT			
OE	А	Y		
L	Н	Н		
L	L	L		
Н	Х	Z		

#### **Table 1. Function Table** (Each Buffer)



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV126A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs are 5.5-V tolerant at any valid  $V_{CC}$  making Ideal for translating down to  $V_{CC}$ .

#### 9.2 Typical Application




Figure 5. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs see ( $\Delta t/\Delta V$ ) in *Recommended Operating Conditions*.
  - Specified High and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*.
- 2. Recommend output conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part
  - Outputs should not be pulled above  $V_{CC}$



#### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 6. Switching Characteristics Comparison

#### **10 Power Supply Recommendations**

The power supply can be any voltage between the Min and Max supply voltage rating located in *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended and if there are multiple V<sub>CC</sub> terminals then .01 or .022  $\mu$ F is recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

#### 11.2 Layout Example




Figure 7. Layout Recommendation

12 Device and Documentation Support

#### SN74LV126A Click here

#### 12.2 Trademarks

PARTS

SN54LV126A

12.1 Related Links

All trademarks are the property of their respective owners.

PRODUCT FOLDER

**Click here** 

resources, tools and software, and quick access to sample or buy.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

The table below lists quick access links. Categories include technical documents, support and community

Table 2. Related Links

**SAMPLE & BUY** 

Click here

Click here

**TECHNICAL** 

DOCUMENTS

Click here

Click here

#### 12.4 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 12 Submit Documentation Feedback

**TOOLS &** 

SOFTWARE

Click here

Click here

**SUPPORT &** 

COMMUNITY

Click here

Click here

www.ti.com



5-Mar-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV126AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV126A	Samples
SN74LV126APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



# PACKAGE OPTION ADDENDUM

5-Mar-2015

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV126ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV126ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV126ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV126ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV126APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV126APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

12-Feb-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV126ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV126ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV126ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV126ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV126APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV126APWT	TSSOP	PW	14	250	367.0	367.0	35.0

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated