

DGG OR DGV PACKAGE (TOP VIEW)

#### FEATURES

•	Member of the Texas Instruments Widebus™
	Family

- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t<sub>nd</sub> of 2.8 ns at 1.8 V
- Low Power Consumption, 20 µA Max Icc
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### **DESCRIPTION/ORDERING INFORMATION**

16-bit edge-triggered D-type flip-flop This is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

48 1CLK 1 OE 1Q1 2 47 1D1 1Q2 3 46 1D2 45 GND GND 4 1Q3 5 44 1D3 1Q4 🛛 6 43 1D4 7 42 V<sub>CC</sub> V<sub>CC</sub> 1Q5 🛛 8 41 🛛 1D5 1Q6 9 40 1D6 GND 10 39 GND 38 1D7 1Q7 11 1Q8 12 37 1D8 2Q1 13 36 2D1 2Q2 🛛 14 35 2D2 GND 15 34 GND 2Q3 16 33 2D3 2Q4 🛛 17 32 2D4 31 VCC 18 V<sub>CC</sub> L 2Q5 19 30 2D5 2Q6 20 29 2D6 GND 21 28 GND

2Q7 🛛 22

2Q8 🛛 23

24

 $2\overline{OE}$ 

27 2D7

26 2D8

25 2CLK

The SN74AUCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

T <sub>A</sub>	PA	CKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUCH16374DGGR	AUCH16374
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUCH16374DGVR	MJ374
	VFBGA – GQL	Tape and reel	SN74AUCH16374GQLR	MJ374

#### **ORDERING INFORMATION**

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1)www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES404D-JULY 2002-REVISED MAY 2005

### DESCRIPTION/ORDERING INFORMATION(CONTINUED)


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Texas truments

www.ti.com

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



#### TERMINAL ASSIGNMENTS<sup>(1)</sup>

	1	2	3	4	5	6
Α	1 <del>0E</del>	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
к	2 <mark>0E</mark>	NC	NC	NC	NC	2CLK


(1) NC - No internal connection

#### FUNCTION TABLE (EACH FLIP-FLOP)


	INPUTS	OUTPUT			
OE	CLK	D	Q		
L	$\uparrow$	Н	Н		
L	$\uparrow$	L	L		
L	H or L	Х	Q <sub>0</sub>		
Н	Х	Х	Z		

SCES404D-JULY 2002-REVISED MAY 2005

#### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 



**To Seven Other Channels** 

Pin numbers shown are for the DGG and DGV packages.

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	3.6	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	3.6	V	
Vo	Voltage range applied to any output in t	-0.5	3.6	V		
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
I <sub>O</sub>	Continuous output current			±20	mA	
	Continuous current through each $V_{CC}$ o	r GND		±100	mA	
		DGG package		70		
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DGV package		58	°C/W	
		GQL package		42		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES404D-JULY 2002-REVISED MAY 2005



### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	2.7	V
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>		V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 0.8 V$		0	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 1.1 V to 1.95 V	(	).35 × V <sub>CC</sub>	V
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
V	Outrast uslika as	Active state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	3.6	V
		V <sub>CC</sub> = 0.8 V		-0.7	
		V <sub>CC</sub> = 1.1 V		-3	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.4 V		-5	mA
		V <sub>CC</sub> = 1.65 V		-8	
		V <sub>CC</sub> = 2.3 V		-9	
		V <sub>CC</sub> = 0.8 V		0.7	
		V <sub>CC</sub> = 1.1 V		3	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA
		V <sub>CC</sub> = 1.65 V		8	-
		V <sub>CC</sub> = 2.3 V		9	
$\Delta t / \Delta v$	Input transition rise or fall rate			20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES404D-JULY 2002-REVISED MAY 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT			
	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> – 0.1					
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55					
	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8		.,			
V <sub>OH</sub>	I <sub>OH</sub> = -5 mA	1.4 V	1		V			
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2					
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8					
	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V		0.2				
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25					
	I <sub>OL</sub> = 3 mA	1.1 V		0.3				
V <sub>OL</sub>	I <sub>OL</sub> = 5 mA	1.4 V		0.4	V			
	I <sub>OL</sub> = 8 mA	1.65 V		0.45				
	I <sub>OL</sub> = 9 mA	2.3 V		0.6				
I All inputs	$V_{I} = V_{CC} \text{ or } GND$	0 to 2.7 V		±5	μA			
	V <sub>I</sub> = 0.35 V	1.1 V	10					
(2)	V <sub>1</sub> = 0.47 V	1.4 V	15					
BHL <sup>(2)</sup>	V <sub>1</sub> = 0.57 V	1.65 V	20		μA			
	V <sub>I</sub> = 0.7 V	2.3 V	40		_			
	V <sub>I</sub> = 0.8 V	1.1 V	-5					
(3)	V <sub>I</sub> = 0.9 V	1.4 V	-15					
<sub>ВНН</sub> <sup>(3)</sup>	V <sub>1</sub> = 1.07 V	1.65 V	-20		μA			
	V <sub>1</sub> = 1.7 V	2.3 V	-40					
		1.3 V	75					
(1)		1.6 V	125					
BHLO <sup>(4)</sup>	$V_{I} = 0$ to $V_{CC}$	1.95 V	175		μA			
		2.7 V	275					
		1.3 V	-75					
(5)		1.6 V	-125					
BHHO <sup>(5)</sup>	$V_{I} = 0$ to $V_{CC}$	1.95 V	-175		μA			
		2.7 V	-275					
off	$V_1 \text{ or } V_0 = 2.7 \text{ V}$	0		±10	μA			
oz	$V_{O} = V_{CC}$ or GND	2.7 V		±10	μA			
сс	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	0.8 V to 2.7 V		20	μA			
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	2.5 V	3		pF			
Co	$V_{O} = V_{CC}$ or GND	2.5 V	5		pF			

(1)

All typical values are at  $T_A = 25^{\circ}$ C. The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND (2)

and then raising it to  $V_{IL}$  max. The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min. (3)

An external driver must source at least  $I_{BHLO}$  to switch this node from low to high. An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low. (4)

(5)

SCES404D-JULY 2002-REVISED MAY 2005

### TEXAS STRUMENTS www.ti.com

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V			V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	85		250		250		250		250	MHz
tw	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	1.4	1.2		0.7		0.6		0.6		ns
t <sub>h</sub>	Hold time, data after $CLK^\uparrow$	0.1	0.4		0.4		0.4		0.4		ns

### Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	-	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.	1.2 V 1 V	V <sub>CC</sub> = ± 0.			<sub>c</sub> = 1.8 0.15 \		V <sub>CC</sub> = ± 0.	2.5 V 2 V	UNIT
	(INFOT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX			
f <sub>max</sub>			85	250		250		250			250		MHz		
t <sub>pd</sub>	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns		
t <sub>en</sub>	OE	Q	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns		
t <sub>dis</sub>	OE	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns		

# **Operating Characteristics**<sup>(1)</sup>


 $T_A = 25^{\circ}C$ 

	PARAMETER	5	TEST CON-	$V_{CC} = 0.8 V$	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
	PARAMETER	(	DITIONS	TYP	ТҮР	TYP	TYP	ТҮР	UNIT
C <sub>pd</sub> <sup>(2)</sup> (each output)	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ 1 \ f_{out} = 5 \ \text{MHz}, \\ \overline{\text{OE}} = G \text{ND}, \\ \overline{\text{C}}_{L} = 0 \ \text{pF} \end{array}$	24	24	24.1	26.2	31.2	pF
C <sub>pd</sub> (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ switching, \\ \overline{\text{OE}} = V_{CC}, \\ C_L = 0 \ \text{pF} \end{array}$	7.5	7.5	8	9.4	13.2	pF
C <sub>pd</sub> <sup>(3)</sup> (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \ f_{data} = 0 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ switching, \\ \overline{\text{OE}} = V_{CC}, \\ C_L = 0 \ \text{pF} \end{array}$	13.8	13.8	14	14.7	17.5	pF

Total device C<sub>pd</sub> for multiple (n) outputs switching and (y) clocks inputs switching = {n \* C<sub>pd</sub> (each output)} + {y \* C<sub>pd</sub> (each clock)}.
C<sub>pd</sub> (each output) is the C<sub>pd</sub> for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its I<sub>CC</sub> component has been subtracted out).
C<sub>pd</sub> (each clock) is the C<sub>pd</sub> for the clock circuitry only as it operates at 10 MHz.

SCES404D-JULY 2002-REVISED MAY 2005





- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74AUCH16374DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUCH16374DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16374DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16374DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16374GQLR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74AUCH16374ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated