
- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- ESD Protection Exceeds 1500 V Per MIL-STD-833, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0)
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### D OR PW PACKAGE (TOP VIEW)



## description/ordering information

The SN74AHC04 contains six independent inverters. This device performs the Boolean function  $Y = \overline{A}$ .

### **ORDERING INFORMATION**

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
5500 1- 40500	SOIC - D	Tape and reel	SN74AHC04MDREP	AHC04MEP
−55°C to 125°C	TSSOP - PW	Tape and reel	SN74AHC04MPWREP	AHC04EP

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram, each inverter (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	
Input clamp current, $I_{ K }(V_1 < 0)$	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): D package	86°C/W
PW package	113°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
$V_{I}$	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2 V		-50	μΑ
loh	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	^
	Output voltage	$V_{CC} = 5 V \pm 0.5 V$		-8	mA
		V <sub>CC</sub> = 2 V		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4		^
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
41/4	Leave to the self-self-self-self-self-self-self-self-	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	0./
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$	20		ns/V
TA	Operating free-air temperature		-55	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEST SOUDITIONS		T,	չ = 25°C	;		MAX		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN		UNIT	
		2 V	1.9	2		1.9			
	$I_{OH} = -50 \mu\text{A}$	3 V	2.9	3		2.9			
VOH		4.5 V	4.4	4.5		4.4		V	
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		7	
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	3.8		
		2 V			0.1		0.1		
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		
V <sub>OL</sub>		4.5 V			0.1		0.1	V	
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		
lį	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ	
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20	μΑ	
Ci	$V_I = V_{CC}$ or GND	5 V		2	10		·	pF	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	TO LOAD		T <sub>A</sub> = 25°C				B4 A V					
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT					
t <sub>PLH</sub>		Y	Y	0 45 5		5	8.9	1	10.5					
t <sub>PHL</sub>	A			Y	Y	Y	Y	A Y	Α Γ ΟΕ = 15 PF	C <sub>L</sub> = 15 pF		5	8.9	1
t <sub>PLH</sub>	A Y	Y	C. F0.pF		7.5	11.4	1	13						
t <sub>PHL</sub>			Y	Y	C <sub>L</sub> = 50 pF		7.5	11.4	1	13	ns			

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		FROM TO LOAD		T <sub>A</sub> = 25°C			84181 8	MAY	LINUT	
	(INPUT)	(OUTPUT)	CAPACITANCE	APACITANCE MIN TYP M	MAX	MIN	MAX	UNIT			
<sup>t</sup> PLH	- A Y	Y	0 45 - 5		3.8	5.5	1	6.5			
<sup>t</sup> PHL			Y	Y	Y	Y	C <sub>L</sub> = 15 pF		3.8	5.5	1
<sup>t</sup> PLH	Δ.	V	C: - 50 pF		5.3	7.5	1	8.5	20		
<sup>t</sup> PHL	А	ř	C <sub>L</sub> = 50 pF	_	5.3	7.5	1	8.5	ns		

## noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.4		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4		V
VOH(V)	Quiet output, minimum dynamic VOH		4.8		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.



## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER TEST COM		TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	12	pF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated