SCCS031A - JULY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Independent Register for A and B Buses
- CY54FCT646T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT646T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current
- 3-State Outputs

description

The 'FCT646T devices consist of a bus transceiver circuit with 3-state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers as the appropriate

clock pin goes to a high logic level. Output-enable (\overline{G}) and direction (DIR) inputs control the transceiver function. In the transceiver mode, data present at the high-impedance port can be stored in either the A or B register, or in both. Select controls (SAB, SBA) can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{G} is low. In the isolation mode (\overline{G} is high), A data can be stored in the B register and/or B data can be stored in the A register.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
processing does not necessarily include testing of all parameters.

CY74FCT6461	ГQ ((ТОР VI		O PACKAGE
CPAB [SAB [DIR [A ₁ [A ₂ [A ₃ [A ₄ [A ₅ [A ₆ [A ₇ [GND [1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	V_{CC} $CPBA$ SBA \overline{G} B_1 B_2 B_3 B_4 B_5 B_6 B_7 B_8

CY54FCT646T . . . D PACKAGE



NC – No internal connection

SCCS031A - JULY 1994 - REVISED OCTOBER 2001

PIN DESCRIPTION

NAME	DESCRIPTION
A	Data register A inputs, data register B outputs
В	Data register B inputs, data register A outputs
CPAB, CPBA	Clock-pulse inputs
SAB, SBA	Output data-source-select inputs
DIR, G	Output-enable inputs

ORDERING INFORMATION

TA	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP – Q	Tape and reel	5.4	CY74FCT646CTQCT	FCT646C	
	SOIC - SO	Tube	5.4	CY74FCT646CTSOC	FCT646C	
	3010 - 30	Tape and reel	5.4	CY74FCT646CTSOCT	FC1040C	
	QSOP – Q	Tape and reel	6.3	CY74FCT646ATQCT	FCT646A	
–40°C to 85°C	SOIC – SO	Tube	6.3	CY74FCT646ATSOC	FCT646A	
	3010 - 30	Tape and reel	6.3	CY74FCT646ATSOCT	FCT040A	
	QSOP – Q	Tape and reel	9	CY74FCT646TQCT	FCT646	
	SOIC - SO	Tube 9		CY74FCT646TSOC	FCT646	
	3010 - 30	Tape and reel	9	5.4 CY74FCT646CTQCT FC1 5.4 CY74FCT646CTSOC FC1 5.4 CY74FCT646CTSOCT FC1 6.3 CY74FCT646ATQCT FC1 6.3 CY74FCT646ATSOC FC1 6.3 CY74FCT646ATSOC FC1 9 CY74FCT646ATSOCT FC1 9 CY74FCT646ATSOC FC1	FC1040	
	LCC – L	Tube	6	CY54FCT646CTLMB		
–55°C to 125°C	CDIP – D	Tube	7.7	CY54FCT646ATDMB		
-55 C 10 125 C	LCC – L	Tube	7.7	CY54FCT646ATLMB		
	LCC - L	Tube	11	CY54FCT646TLMB		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS						a I/o‡	OPERATION
G	DIR	CPAB	СРВА	SAB	SBA	A ₁ –A ₈	В ₁ –В8	OR FUNCTION
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation
н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

H = High logic level, L = Low logic level, \uparrow = Low-to-high transition, X = Don't care

[‡] The data output functions can be enabled or disabled by various signals at the \overline{G} or DIR inputs. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.







Figure 1. Bus-Management Functions

CY54FCT646T, CY74FCT646T

8-BIT REGISTERED TRANSCEIVERS

CY54FCT646T, CY74FCT646T 8-BIT REGISTÉRED TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS031A - JULY 1994 - REVISED OCTOBER 2001

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the Q and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



CY54FCT646T, CY74FCT646T 8-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS031A – JULY 1994 – REVISED OCTOBER 2001

recommended operating conditions (see Note 2)

		CY	54FCT64	6T	CY74FCT646T			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
ЮН	High-level output current			-12			-32	mA	
IOL	Low-level output current			48			64	mA	
ТА	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS031A - JULY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			CY	54FCT64	46T	CY	74FCT64	ют		
PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
M	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				v	
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v	
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3						
Vон	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V	
	VCC = 4.75 V	I _{OH} = -15 mA					2.4	3.3			
Ve	V _{CC} = 4.5 V,	I _{OL} = 48 mA			0.3	0.55				v	
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v	
V _{hys}	All inputs				0.2			0.2		V	
1.	V _{CC} = 5.5 V,	$V_{IN} = V_{CC}$				5				μA	
łı	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μA	
I	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				±1				μA	
ΙΗ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1		
1	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1				μA	
hΓ	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μΑ	
	V _{CC} = 5.5 V,	V _{OUT} = 2.7 V				10			u	μA	
IOZH	V _{CC} = 5.25 V,	5 V, V _{OUT} = 2.7 V							10	μι	
107	V _{CC} = 5.5 V, V _{OUT} = 0.5 V					-10				μA	
IOZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μΑ	
los‡	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA	
105+	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	111/-	
l _{off}	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μA	
	V _{CC} = 5.5 V,	$V_{IN} \leq 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA	
ICC	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	111/7	
	V_{CC} = 5.5 V, V_{IN} =	3.4 V§, f ₁ = 0, Outpu	ts open		0.5	2					
∆ICC	V _{CC} = 5.25 V, V _{IN} :	= 3.4 V§, f ₁ = 0, Outp	uts open					0.5	2	mA	
1¶	$V_{CC} = 5.5 \text{ V}$, One input switching at 50% duty cycle, Outputs open, $\overline{G} = DIR = GND$, SAB = $\overline{SBA} = GND$, $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge V_{CC} - 0.2 \text{ V}$				0.06	0.12				mA	
ICCD [¶]		input switching at 5 <u>0</u> 9 DIR = GND, SAB = SI ≥ V _{CC} – 0.2 V						0.06	0.12	MH	

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

¶ This parameter is derived for use in total power-supply calculations.



SCCS031A - JULY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	TEST CONDITIONS			CY	54FCT6	46T	CY	74FCT64	16T	
PARAMETER	ii				түр†	MAX	MIN	TYP†	MAX	UNIT
		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	$V_{CC} = 5.5 V,$ $f_0 = 10 MHz,$ Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				mA
	$\overline{G} = DIR = GND,$ SAB = SBA = GND	Eight bits switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		2.8	5.6ll				IIIA
'c#		at 50% duty cycle	$V_{IN} = 3.4 V \text{ or GND}$		5.1	14.6				
IC."	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$ Outputs open, $\overline{G} = DIR = GND,$ SAB = $\overline{SBA} = GND$	One bit switching at $f_1 = 5$ MHz at 50% duty cycle	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	
			$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	mA
		Eight bits switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					2.8	5.6ll	IIIA
		at 50% duty cycle	$V_{IN} = 3.4 V \text{ or GND}$					5.1	14.6	
Ci					6	10		6	10	pF
Co					8	12		8	12	pF

 $# I_{C} = I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD}(f_{0}/2 + f_{1} \times N_{1})$

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (VIN = 3.4 V)

D_H = Duty cycle for TTL inputs high

 N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



SCCS031A - JULY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		CY54FC	CT646T	CY54FC1	646AT	CY54FCT646CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration	6		5		5		ns
t _{su}	Setup time, data before CPAB↑ or CPBA↑	4.5		2		2		ns
th	Hold time, data after CPAB \uparrow or CPBA \uparrow	2		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		CY74FCT646T		CY74FC	Г646AT	CY74FCT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration	6		5		5		ns
t _{su}	Setup time, data before CPAB \uparrow or CPBA \uparrow	4		2		2		ns
t _h	Hold time, data after CPAB \uparrow or CPBA \uparrow	2		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 2)


PARAMETER	FROM	то	CY54FC	CT646T	CY54FC	F646AT	CY54FC1	646CT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX		
^t PLH	A or B		2	11	2	7.7	1.5	6		
^t PHL		B or A	2	11	2	7.7	1.5	6	ns	
^t PZH	DIR	DIR A or B	2	15	2	10.5	1.5	8.9	ns	
^t PZL			2	15	2	10.5	1.5	8.9	115	
^t PHZ		G and DIR A or B	2	11	2	7.7	1.5	7.7	ns	
^t PLZ	G and DIR	AUB	2	11	2	7.7	1.5	7.7	115	
^t PLH	CPAB or CPBA	A or B	2	10	2	7	1.5	6.3	ns	
^t PHL	CPAD OF CPDA	AOrB	2	10	2	7	1.5	6.3	115	
^t PLH	SBA or SAB		A or B	2	12	2	8.4	1.5	7	20
^t PHL	SBA UI SAB	AUB	2	12	2	8.4	1.5	7	ns	

switching characteristics over operating free-air temperature range (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FCT646T		CY74FCT646AT		CY74FCT646CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	9	1.5	6.3	1.5	5.4	ns
^t PHL			1.5	9	1.5	6.3	1.5	5.4	
^t PZH	DIR	A or B	1.5	14	1.5	9.8	1.5	7.8	ns
^t PZL			1.5	14	1.5	9.8	1.5	7.8	
^t PHZ	\overline{G} and DIR	A or B	1.5	9	1.5	6.3	1.5	6.3	ns
^t PLZ			1.5	9	1.5	6.3	1.5	6.3	
^t PLH	CPAB or CPBA	A or B	1.5	9	1.5	6.3	1.5	5.7	ns
^t PHL			1.5	9	1.5	6.3	1.5	5.7	
^t PLH	SBA or SAB	A or B	1.5	11	1.5	7.7	1.5	6.2	ns
^t PHL			1.5	11	1.5	7.7	1.5	6.2	



SCCS031A - JULY 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated