The 'FCT245T devices contain eight noninverting bidirectional buffers with 3 -state outputs and are intended for bus-oriented applications.
The transmit/receive ( $T / \bar{R}$ ) input determines the direction of data flow through these bidirectional transceivers. Transmit (active high) enables data from A ports to B ports. The output enable ( $\overline{\mathrm{OE}})$, when high, disables both the $A$ and $B$ ports by putting them in the high-impedance state.

These devices are fully specified for partial-power-down applications using $\mathrm{I}_{\text {off. }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE $\dagger$ |  | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP - Q | Tape and reel | 3.8 | CY74FCT245DTQCT | FCT245D |
|  | QSOP - Q | Tape and reel | 4.1 | CY74FCT245CTQCT | FCT245C |
|  | SOIC - SO | Tube | 4.1 | CY74FCT245CTSOC | FCT245C |
|  |  | Tape and reel | 4.1 | CY74FCT245CTSOCT |  |
|  | DIP - P | Tube | 4.6 | CY74FCT245ATPC | CY74FCT245ATPC |
|  | QSOP - Q | Tape and reel | 4.6 | CY74FCT245ATQCT | FCT245A |
|  | SOIC - SO | Tube | 4.6 | CY74FCT245ATSOC | FCT245A |
|  |  | Tape and reel | 4.6 | CY74FCT245ATSOCT |  |
|  | QSOP - Q | Tape and reel | 7 | CY74FCT245TQCT | FCT245 |
|  | SOIC - SO | Tube | 7 | CY74FCT245TSOC | FCT245 |
|  |  | Tape and reel | 7 | CY74FCT245TSOCT |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - D | Tube | 4.5 | CY54FCT245CTDMB |  |
|  | LCC - L | Tube | 4.5 | CY54FCT245CTLMB |  |
|  | CDIP - D | Tube | 4.9 | CY54FCT245ATDMB |  |
|  | LCC - L | Tube | 4.9 | CY54FCT245ATLMB |  |
|  | CDIP - D | Tube | 7.5 | CY54FCT245TDMB |  |
|  | LCC - L | Tube | 7.5 | CY54FCT245TLMB |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCBdesign guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathbf{R}}$ |  |
| L | L | B data to bus A |
| L | H | A data to bus B |
| $H$ | X | $Z$ |

$\mathrm{H}=$ High logic level, $\mathrm{L}=$ Low logic level, X = Don't care, Z = High-impedance state

## logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range to ground potential | -0.5 V to 7 V |
| :---: | :---: |
| DC input voltage range | -0.5 V to 7 V |
| DC output voltage range | -0.5 V to 7 V |
| DC output current (maximum sink current/pin) | 120 mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 1): P package | $69^{\circ} \mathrm{C} / \mathrm{W}$ |
| Q package | $68^{\circ} \mathrm{C} / \mathrm{W}$ |
| SO package | $58^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient temperature range with power applied, $\mathrm{T}_{\mathrm{A}}$ | $-65^{\circ} \mathrm{C}$ to $135^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 2)

|  |  | CY54FCT245T |  |  | CY74FCT245T <br> CY74FCT245AT <br> CY74FCT245CT <br> CY74FCT245DT |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  |  | -12 |  |  | -32 | mA |
| IOL | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Not more than one output should be shorted at a time. Duration of shortshould not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.
§ Per TTL-driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND
IT This parameter is derived for use in total power-supply calculations.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

| PARAMETER | TEST CONDITIONS |  |  | CY54FCT245T |  |  | CY74FCT245T |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYPt | MAX | MIN | TYP† | MAX |  |
| $1 C^{\#}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V},$ <br> Outputs open, <br> $\mathrm{T} / \overline{\mathrm{R}}$ or $\overline{\mathrm{OE}}=\mathrm{GND}$ | One bit switching at $f_{1}=10 \mathrm{MHz}$ | $\begin{aligned} & V_{I N} \leq 0.2 \mathrm{~V} \text { or } \\ & V_{I N} \geq V_{C C}-0.2 \mathrm{~V} \end{aligned}$ |  | 0.7 | 1.4 |  |  |  | mA |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ or GND |  | 1.2 | 3.4 |  |  |  |  |
|  |  | Eight bits switching at $f_{1}=2.5 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  | 1.3 | 2.611 |  |  |  |  |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  | 3.3 | 10.6II |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, <br> Outputs open, <br> $\mathrm{T} / \overline{\mathrm{R}}$ or $\overline{\mathrm{OE}}=\mathrm{GND}$ | One bit switching at $\mathrm{f}_{1}=10 \mathrm{MHz}$ at $50 \%$ duty cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  |  | 0.7 | 1.4 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 1.2 | 3.4 |  |
|  |  | Eight bits switching at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ at $50 \%$ duty cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  |  | 1.3 | 2.611 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 3.3 | 10.6\|l |  |
| $\mathrm{C}_{\mathrm{i}}$ |  |  |  |  | 5 | 10 |  | 5 | 10 | pF |
| $\mathrm{C}_{0}$ |  |  |  |  | 9 | 12 |  | 9 | 12 | pF |

[^0]switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | CY54FCT245T |  | CY54FCT245AT |  | CY54FCT245CT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | B or A | 1.5 | 7.5 | 1.5 | 4.9 | 1.5 | 4.5 | ns |
| tPHL |  |  | 1.5 | 7.5 | 1.5 | 4.9 | 1.5 | 4.5 |  |
| tPZH | $\overline{\mathrm{OE}}$ or $\mathrm{T} / \overline{\mathrm{R}}$ | A or B | 1.5 | 10 | 1.5 | 6.5 | 1.5 | 6.2 | ns |
| tPZL |  |  | 1.5 | 10 | 1.5 | 6.5 | 1.5 | 6.2 |  |
| tPHZ | $\overline{\mathrm{OE}}$ or $\mathrm{T} / \overline{\mathrm{R}}$ | $A$ or B | 1.5 | 10 | 1.5 | 6 | 1.5 | 5.2 | ns |
| tplZ |  |  | 1.5 | 10 | 1.5 | 6 | 1.5 | 5.2 |  |

switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | CY74FCT245T |  | CY74FCT245AT |  | CY74FCT245CT |  | CY74FCT245DT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | B or A | 1.5 | 7 | 1.5 | 4.6 | 1.5 | 4.1 | 1.5 | 3.8 | ns |
| tPHL |  |  | 1.5 | 7 | 1.5 | 4.6 | 1.5 | 4.1 | 1.5 | 3.8 |  |
| tPZH | $\overline{\mathrm{OE}}$ or $\mathrm{T} / \overline{\mathrm{R}}$ | A or B | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | 1.5 | 5 | ns |
| tPZL |  |  | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | 1.5 | 5 |  |
| tPHZ | $\overline{\mathrm{OE}}$ or $\mathrm{T} / \overline{\mathrm{R}}$ | A or B | 1.5 | 7.5 | 1.5 | 5 | 1.5 | 4.8 | 1.5 | 4.3 | ns |
| tPLZ |  |  | 1.5 | 7.5 | 1.5 | 5 | 1.5 | 4.8 | 1.5 | 4.3 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}^{\mathrm{PLH}} / \mathrm{tPHL}$ | Open |
| $\mathrm{t}^{\mathrm{t} L Z} / \mathrm{tPZL}$ | 7 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{tPZH}$ | Open |



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265


[^0]:    $\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    \# $I_{C} \quad=I_{C C}+\Delta I_{C C} \times D_{H} \times N_{T}+I_{C C D}\left(f_{0} / 2+f_{1} \times N_{1}\right)$
    Where:
    IC = Total supply current
    ICC = Power-supply current with CMOS input levels
    $\Delta_{\mathrm{I}} \mathrm{CC}=$ Power-supply current for a TTL high input ( V IN $=3.4 \mathrm{~V}$ )
    $\mathrm{D}_{\mathrm{H}}=$ Duty cycle for TTL inputs high
    $N_{T}=$ Number of TTL inputs at $D_{H}$
    ${ }^{\text {I CCD }}=$ Dynamic current caused by an input transition pair (HLH or LHL)
    $\mathrm{f}_{0}=$ Clock frequency for registered devices, otherwise zero
    $\mathrm{f}_{1}=$ Input signal frequency
    $N_{1}=$ Number of inputs changing at $f_{1}$
    All currents are in milliamperes and all frequencies are in megahertz.
    || Values for these conditions are examples of the ICC formula.

