

CY74FCT16646T CY74FCT162646T

SCCS060B - August 1994 - Revised September 2001

Features

- I_{off} supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- V_{CC} = 5V \pm 10%

CY74FCT16646T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at V_{CC} = 5V, T_A = 25°C

CY74FCT162646T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_{A} = 25 $^{\circ}C$

16-Bit Registered Transceivers


Functional Description

The CY74FCT16646T and CY74FCT162646T 16-bit transceivers are three-state, D-type registers, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Output Enable (OE) and direction pins (DIR) are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the Output Enable (OE) is Active LOW. In the isolation mode (Output Enable (OE) HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16646T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162646T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162646T is ideal for driving transmission lines.





Pin Configuration

Top View						
₁ DIR 1CLKAB		1 2	56 55	þ	1 <mark>0E</mark> 1CLKBA	
1SAB		3	54	\square	1SBA	
GND	Г	4	53	Þ	GND	
1A1		5	52	口	1 ^B 1	
1 ^A 2		6	51	口	1 ^B 2	
VCC	Г	7	50	Þ	Vcc	
1 ^A 3		8	49	口	1 ^B 3	
1A4		9	48	Þ	1B4	
1A5		10	47	Þ	1 ^B 5	
GND		11	46	口	GND	
1 ^A 6		12	45	Þ	1 ^B 6	
1A7		13	44	Þ	1B7	
1 ^A 8	С	14	43	Þ	1 ^B 8	
2 ^A 1		15	42	Þ	2 ^B 1	
2 ^A 2		16	41	Þ	2 ^B 2	
2A3		17	40	þ.	2 ^B 3	
GND		18	39	Þ	GND	
2 ^A 4		19	38	P.	2B4	
2 ^A 5		20	37	P.	2 ^B 5	
2 ^A 6		21	36	P.	2 ^B 6	
VCC		22	35	þ.	VCC	
2 ^A 7		23	34	þ.	2B7	
2 ^A 8		24	33	þ.	2 ^B 8	
GND		25	32	Þ	GND	
2SAB	С	26	31	Þ	2SBA	
2CLKAB		27	30	Þ	2CLKBA	
2DIR		28	29	Р	2 ^{OE}	
		FCT16646	6-3			

SSOP/TSSOP


Pin Description

Pin Names	Description
A	Data Register A Inputs Data Register B Outputs
В	Data Register B Inputs Data Register A Outputs
CLKAB, CLKBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR	Direction
ŌĒ	Output Enable (Active LOW)



Function Table^[1]

Inputs				Data	I/O ^[2]	Function		
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	Α	В	- I unction
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation
H	X	Г		X	Х			Store A and B Data
L	L	Х	Х	Х	L	Output	Input	Real Time B Data to A Bus
L	L	Х	H or L	X	Н			Stored B Data to A Bus
L	Н	Х	Х	L	Х	Input	Output	Real Time A Data to Bus
L	Н	H or L	Х	Н	Х			Stored A Data to B Bus



Notes:

- H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care $\int = LOW$ -to-HIGH Transition The data output functions may be enabled or disabled by various signals at the \overline{OE} or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs. Cannot transfer data to A-bus and B-bus simultaneously. 1. 2.
- 3.



Maximum Ratings^[4]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	Com'l	–55°C to +125°C
Ambient Temperature	with	
Power Applied	Com'l	–55°C to +125°C
DC Input Voltage		–0.5V to +7.0V
DC Output Voltage		–0.5V to +7.0V

DC Output Current

(Maximum Sink Current/Pin)	–60 to +120 mA
Power Dissipation	1.0W
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V

Operating Range

Range	Ambient Temperature	v _{cc}		
Industrial	–40°C to +85°C	5V ± 10%		

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	μA
IIL	Input LOW Current	V _{CC} =Max., V _I =GND			±1	μA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	μA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	μΑ
I _{OS}	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
Ι _Ο	Output Drive Current ^[7]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V ^[9]			±1	μA

Output Drive Characteristics for CY74FCT16646T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =–15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162646T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[7]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[7]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	-60	–115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Notes:

5.

Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Typical values are at V_{CC} = 5.0V, T_A = +25°C ambient. This parameter is specified but not tested. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameteris tests. In any sequence of parameter tests, I_{OS} tests should be performed last. This parameter is measured at characterization but not tested. 6. 7.

8.

9. Tested at +25°C.

Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation 4.



Capacitance ($T_A = +25^{\circ}C$, f = 1.0 MHz)

Symbol	Description ^[8]	Conditions	Тур.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions ^[10]		Min.	Typ. ^[5]	Max.	Unit
ICC	Quiescent Power Supply Current	V _{CC} =Max.	$V_{IN} \leq 0.2V$ $V_{IN} \geq V_{CC} = 0.2V$		5	500	μA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} =3.4V ^[11]			0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[12]	V _{CC} =Max. Outputs Open DIR=OE=GND One-Bit Toggling 50% Duty Cycle	V _{IN} =V _{CC} or V _{IN} =GND		75	120	μA/MHz
I _C	Outputs Open f _o =10 MHz (CLKBA) 50% Duty Cycle DIR=OE=GND One-Bit Toggling f ₁ =5 MHz	V _{IN} =V _{CC} or V _{IN} =GND	_	0.8	1.7	mA	
		50% Duty Cycle DIR=OE=GND One-Bit Toggling	V _{IN} =3.4V or V _{IN} =GND		1.3	3.2	
	V _{CC} =Max. Outputs Open		V _{IN} =V _{CC} or V _{IN} =GND	_	3.8	6.5 ^[14]	
		$\begin{array}{l} f_{o}{=}10 \text{ MHz} (\text{CLKBA}) \\ 50\% \text{ Duty Cycle} \\ \text{DIR}{=}\overline{\text{OE}}{=}\text{GND} \\ \text{Sixteen-Bits Toggling} \\ f_{1}{=}2.5 \text{ MHz} \\ 50\% \text{ Duty Cycle} \end{array}$	V _{IN} =3.4V or V _{IN} =GND		8.3	20.0 ^[14]	

Notes:

Notes:10. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.11. Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND.12. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.13. $I_C = I_{QUESCENT} + I_{INPUTS} + I_{DYNAMIC}$ $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$ $I_{CC} = Quiescent Current with CMOS input levels$ $\Delta I_{CC} = Power Supply Current for a TTL HIGH input (<math>V_{IN}$ =3.4V) $D_H = Duty Cycle for TTL inputs at D_H$ $I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)<math>f_0 = Clock$ frequency for registered devices, otherwise zero $f_1 = Input signal frequency$ $N_1 = Number of inputs changing at <math>f_1$ All currents are in milliamps and all frequencies are in megahertz.14. Values for these conditions are examples of the ICC formula. These limits are specified but not tested.

14. Values for these conditions are examples of the ICC formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[15]

		CY74FCT16646T		CY74FCT16646AT CY74FCT162646AT				
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[16]	
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	1.5	9.0	1.5	6.3	ns	1, 2	
t _{PZH} t _{PZL}	Output Enable Time DIR or OE to Bus	1.5	14.0	1.5	9.8	ns	1, 7, 8	
t _{PHZ} t _{PLZ}	Output Disable Time DIR or OE to Bus	1.5	9.0	1.5	6.3	ns	1, 7, 8	
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus	1.5	9.0	1.5	6.3	ns	1, 5	
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to Bus	1.5	11.0	1.5	7.7	ns	1,5	
t _{SU}	Set-Up Time HIGH or LOW Bus to Clock	2.0	_	2.0	—	ns	4	
t _H	Hold Time HIGH or LOW Bus to Clock	1.5	_	1.5	—	ns	4	
t _W	Clock Pulse Width HIGH or LOW	5.0	—	5.0	—	ns	6	
t _{SK(O)}	Output Skew ^[17]	—	0.5	—	0.5	ns	—	

		CY74FCT16646CT CY74FCT162646CT			
Parameter	Description	Min.	Max.	Unit	Fig. No. ^[16]
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	1.5	5.4	ns	1, 2
t _{PZH} t _{PZL}	Output Enable Time DIR or OE to Bus	1.5	7.8	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time DIR or OE to Bus	1.5	6.3	ns	1, 7, 8
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus	1.5	5.7	ns	1, 5
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to Bus	1.5	6.2	ns	1,5
t _{SU}	Set-Up Time HIGH or LOW Bus to Clock	2.0	_	ns	4
t _H	Hold Time HIGH or LOW Bus to Clock	1.5	-	ns	4
t _W	Clock Pulse Width HIGH or LOW	5.0	-	ns	6
t _{SK(O)}	Output Skew ^[17]	—	0.5	ns	—

Notes:

Minimum limits are specified but not tested on Propagation Delays.
See "Parameter Measurement Information" in the General Information section.
Skew any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Ordering Information CY74FCT16646


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT16646CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
6.3	CY74FCT16646ATPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
9.0	CY74FCT16646TPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial


Ordering Information CY74FCT162646

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	74FCT162646CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162646CTPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162646CTPVCT	O56	56-Lead (300-Mil) SSOP	
6.3	74FCT162646ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162646ATPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162646ATPVCT	O56	56-Lead (300-Mil) SSOP	



Package Diagrams





<u>0.313</u> 0.325

DIMENSIONS IN INCHES MIN.

MAX.

<u>0.236</u> 0.244

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated