

**FAIRCHILD**  
SEMICONDUCTOR™

October 1995  
Revised April 1999

## 74LCX841

### Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

#### General Description

The LCX841 consists of ten latches with 3-STATE outputs for bus organized system applications. The device is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### Features

- 5V tolerant inputs and outputs
- 2.3V – 3.6V  $V_{CC}$  specifications provided
- 8.0 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 10  $\mu A$   $I_{CC}$  max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm 24$  mA output drive ( $V_{CC} = 3.0V$ )
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:  
Human Body Model > 2000V  
Machine Model > 200V



Note 1: To ensure the high-impedance state during power up or down  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor the minimum value of the resistor is determined by the current-sourcing capability of the driver

#### Ordering Code:


Order Number	Package Number	Package Description
74LCX841WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX841MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX841MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter 'X' to the ordering code.

#### Logic Symbols



#### Connection Diagram



## Pin Descriptions

Pin Names	Description
D <sub>0</sub> -D <sub>9</sub>	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	Output Enable Input
O <sub>0</sub> -O <sub>9</sub>	3-STATE Latch Outputs

## Truth Table

OE	LE	D	Inputs	Internal	Output	Function
			Q	O		
X	X	X	X	Z	High Z	
H	H	L	L	Z	High Z	
H	H	H	H	Z	High Z	
H	L	X	NC	Z	Latched	
L	H	L	L	L	Transparent	
L	H	H	H	H	Transparent	
L	L	X	NC	NC	Latched	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Inexistent

Z = High Impedance


NC = No Change

## Functional Description

The LCX841 consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition.

On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

### Absolute Maximum Ratings (Note 2)

Symbol	Parameter	Value	Conditions	Units
$V_{CC}$	Supply Voltage	-0.5 to +7.0		V
$V_I$	DC Input Voltage	-0.5 to +7.0		V
$V_O$	DC Output Voltage	-0.5 to +7.0 -0.5 to $V_{CC} + 0.5$	Output in 3-STATE Output in HIGH or LOW State (Note 3)	V
$I_{IK}$	DC Input Diode Current	-50	$V_I < GND$	mA
$I_{OK}$	DC Output Diode Current	-50 +50	$V_O < GND$ $V_O > V_{CC}$	mA
$I_O$	DC Output Source/Sink Current	$\pm 50$		mA
$I_{CC}$	DC Supply Current per Supply Pin	$\pm 100$		mA
$I_{GND}$	DC Ground Current per Ground Pin	$\pm 100$		mA
$T_{STG}$	Storage Temperature	-65 to +150		°C

### Recommended Operating Conditions (Note 4)

Symbol	Parameter	Operating	Min	Max	Units
		Data Retention			
$V_{CC}$	Supply Voltage	Operating Data Retention	2.0 1.5	3.6 3.6	V
$V_I$	Input Voltage		0	5.5	V
$V_O$	Output Voltage	HIGH or LOW State 3-STATE	0 0	$V_{CC}$ 5.5	V
$I_{OH}/I_{OL}$	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		$\pm 24$ $\pm 12$ $\pm 8$	mA
$T_A$	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $I_O$  Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

### DC Electrical Characteristics

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		Units
				Min	Max	
$V_{IH}$	HIGH Level Input Voltage		2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
$V_{IL}$	LOW Level Input Voltage		2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.3 - 3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 - 3.6		0.2	V
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
$I_I$	Input Leakage Current	$0 \leq V_I \leq 5.5\text{V}$	2.3 - 3.6		$\pm 5.0$	μA
$I_{OZ}$	3-STATE Output Leakage	$0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.6		$\pm 5.0$	μA
$I_{OFF}$	Power-Off Leakage Current	$V_I \text{ or } V_O = 5.5\text{V}$	0		10	μA

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C		Units
				Min	Max	
I <sub>CC</sub>	Quiescent Supply Current V <sub>I</sub> = V <sub>CC</sub> or GND	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 – 3.6		10	μA
		3.6V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5V (Note 5)	2.3 – 3.6		±10	
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> – 0.6V	2.3 – 3.6		500	μA

Note 5: Outputs disabled or 3-STATE only

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = -40°C to +85°C, R <sub>L</sub> = 500Ω						Units	
		V <sub>CC</sub> = 3.3V ± 0.3V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 2.5V ± 0.2V			
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1.5	7.0	1.5	7.5	1.5	8.4	ns	
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	1.5	7.0	1.5	7.5	1.5	8.4	ns	
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	1.5	7.0	1.5	7.5	1.5	8.4	ns	
t <sub>PZL</sub>	Output Enable Time	1.5	8.0	1.5	8.5	1.5	9.6	ns	
t <sub>PZH</sub>		1.5	8.0	1.5	8.5	1.5	9.6	ns	
t <sub>PLZ</sub>	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns	
t <sub>PHZ</sub>		1.5	6.5	1.5	7.0	1.5	7.8	ns	
t <sub>tOSHL</sub>	Output to Output Skew (Note 6)		1.0					ns	
t <sub>tOSLH</sub>			1.0					ns	
t <sub>S</sub>	Setup Time D <sub>n</sub> to LE	2.5		2.5		4.0		ns	
t <sub>H</sub>	Hold Time D <sub>n</sub> to LE	1.5		1.5		2.0		ns	
t <sub>W</sub>	LE Pulse Width	3.3		3.3		4.0		ns	

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction either HIGH-to-LOW (t<sub>tOSHL</sub>) or LOW-to-HIGH (t<sub>tOSLH</sub>)

## Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C		Units
				Typical		
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	0.8		V
		C <sub>L</sub> = 30 pF, V <sub>IH</sub> = 2.5V, V <sub>IL</sub> = 0V	2.5	0.6		
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	-0.8		V
		C <sub>L</sub> = 30 pF, V <sub>IH</sub> = 2.5V, V <sub>IL</sub> = 0V	2.5	-0.6		

## Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	7	pF
C <sub>O</sub>	Output Capacitance	V <sub>CC</sub> = 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub>	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>CC</sub> = 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub> , f = 10 MHz	20	pF

## AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)


Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at V <sub>CC</sub> = 3.3 ± 0.3V V <sub>CC</sub> × 2 at V <sub>CC</sub> = 2.5 ± 0.2V
t <sub>PLH</sub> , t <sub>PHL</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay, Pulse Width and t<sub>rec</sub> Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms  
(Input Characteristics; f = 1MHz, t<sub>R</sub> = t<sub>F</sub> = 3ns)


Symbol	V <sub>CC</sub>		
	3.3V ± 0.3V	2.7V	2.5V ± 0.2V
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V
V <sub>y</sub>	V <sub>OH</sub> - 0.3V	V <sub>OH</sub> - 0.3V	V <sub>OH</sub> - 0.15V

74LCX841


**Schematic Diagram** Generic for LCX Family



**Physical Dimensions** inches (millimeters) unless otherwise noted




24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Package Number M24B



24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide  
Package Number MSA24

## 74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)