# Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver

# **High-Performance Silicon-Gate CMOS**

The MC74HC244A is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has noninverting outputs and two active-low output enables.

The HC244A is similar in function to the HC240A.

# Features


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



# **ON Semiconductor®**

http://onsemi.com

#### MARKING DIAGRAMS



## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

## **PIN ASSIGNMENT**

1•	20	] v <sub>cc</sub>
2	19	] ENABLE B
3	18	] YA1
4	17	] B4
5	16	] YA2
6	15	] B3
7	14	] YA3
8	13	] B2
9	12	] YA4
10	11	] B1
	2 3 4 5 6 7 8 9	2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12

**FUNCTION TABLE** 

A, B

L

н

X


Outputs

YA, YB

L

Н

7



Z = high impedance

Inputs

Enable A, Enable B

L

L

Н

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC244ANG	PDIP-20 (Pb-Free)	18 Units / Rail
MC74HC244ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC244ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 / Tape & Reel
MC74HC244ADTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74HC244ADTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
NLV74HC244ADWR2G*	SOIC-20 WIDE (Pb-Free)	1000 / Tape & Reel
NLV74HC244ADTR2G*	TSSOP-20 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

# MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	± 75	mA
I <sub>IK</sub>	Input Clamp Current (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	± 20	mA
I <sub>OK</sub>	Output Clamp Current ( $V_O < 0$ or $V_O > V_{CC}$ )	± 20	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC, SSOP or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Мах	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $$V_{CC}$$ = 2.0 V (Figure 1) $$V_{CC}$$ = 4.5 V $$V_{CC}$$ = 6.0 V	0 0 0	1000 500 400	ns

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$ \begin{aligned} V_{out} &= V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20  \mu \text{A} \end{aligned} $	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	$ \begin{aligned} V_{out} &= 0.1 \text{ V} \\  I_{out}  &\leq 20  \mu \text{A} \end{aligned} $	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$ \begin{array}{l l} V_{in} = V_{IH} &  I_{out}  \leq 2.4 \text{ mA} \\ &  I_{out}  \leq 6.0 \text{ mA} \\ &  I_{out}  \leq 7.8 \text{ mA} \end{array} $	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)


				Guaranteed L		mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>OL</sub>	Maximum Low-Level Output Voltage		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	± 1.0	± 1.0	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	$\begin{array}{l} \text{Output in High-Impedance State} \\ \text{V}_{in} = \text{V}_{IL} \text{ or V}_{IH} \\ \text{V}_{out} = \text{V}_{CC} \text{ or GND} \end{array}$	6.0	±0.5	± 5.0	± 10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Cur- rent (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \ \mu A$	6.0	4.0	40	160	μA

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

			Gu	aranteed Li	mit	
Symbol	Parameter	V <sub>CC</sub> V	– 55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, A to YA or B to YB	2.0	96	115	135	ns
t <sub>PHL</sub>	(Figures 1 and 3)	3.0	50	60	70	
		4.5	18	23	27	
		6.0	15	20	23	
t <sub>PLZ</sub> ,	Maximum Propagation Delay, Output Enable to YA or YB	2.0	110	140	165	ns
t <sub>PHZ</sub>	(Figures 2 and 4)	3.0	60	70	80	
		4.5	22	28	33	
		6.0	19	24	28	
t <sub>PZL</sub> ,	Maximum Propagation Delay, Output Enable to YA or YB	2.0	110	140	165	ns
t <sub>PZH</sub>	(Figures 2 and 4)	3.0	60	70	80	
		4.5	22	28	33	
		6.0	19	24	28	
t <sub>TLH</sub> ,	Maximum Output Transition Time, Any Output	2.0	60	75	90	ns
t <sub>THL</sub>	(Figures 1 and 3)	3.0	23	27	32	
		4.5	12	15	18	
		6.0	10	13	15	
C <sub>in</sub>	Maximum Input Capacitance	-	10	10	10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF
			Typical	@ 25°C, V <sub>C</sub>	<sub>C</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Buffer)*			34		pF

\* Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## SWITCHING WAVEFORMS







Figure 1.



# **TEST CIRCUITS**



\*Includes all probe and jig capacitance

Figure 3. Test Circuit

\*Includes all probe and jig capacitance

Figure 4. Test Circuit

# **PIN DESCRIPTIONS**

#### INPUTS

# A1, A2, A3, A4, B1, B2, B3, B4

(Pins 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

## CONTROLS

### Enable A, Enable B (Pins 1, 19)

Output enables (active-low). When a low level is applied to these pins, the outputs are enabled and the devices


function as noninverting buffers. When a high level is applied, the outputs assume the high impedance state.

## OUTPUTS

#### YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pins 18, 16, 14, 12, 9, 7, 5, 3)


Device outputs. Depending upon the state of the output–enable pins, these outputs are either noninverting outputs or high–impedance outputs.

# LOGIC DETAIL




### PACKAGE DIMENSIONS

PDIP-20 **N SUFFIX** PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



10V	ES:							
1.	DIME	NSIONIN	g and to	DLERANC	ING PER	ANSI		
	Y14.5	M, 1982.						
	2. Controlling Dimension: Inch.							
3.	3. DIMENSION L TO CENTER OF LEAD WHEN							
		/IED PAR/						
4.			DOES NO	T INCLUI	DE MOLD			
	FLAS	H.						
			HES		ETERS			
	DIM	MIN	MAX	MIN	MAX			
	Α	1.010	1.070	25.66	27.17			
	В	0.240	0.260	6.10	6.60			
	C	0.150	0.180	3.81	4.57			
	D	0.015	0.022	0.39	0.55			
	Е	0.050	BSC	1.27	BSC			
	F	0.050	0.070	1.27	1.77			
	G	0.100	BSC	2.54	BSC			
	J	0.008	0.015	0.21	0.38			
	К	0.110	0.140	2.80	3.55			
	L 0.300 BSC 7.62 BSC							
	М	0 °	15°	0°	15°			
	Ν	0.020	0.040	0.51	1.01			

SOIC-20 **DW SUFFIX** CASE 751D-05 **ISSUE G** 





- NOTES:
  DIMENSIONS ARE IN MILLIMETERS.
  INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
Е	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

### PACKAGE DIMENSIONS

TSSOP-20 DT SUFFIX CASE 948E-02 ISSUE C





 NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR

TERIMINED ROMEL NOMEL OF ALL STREETS AND AND AND BARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.27	0.37	0.011	0.015	
ſ	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40	BSC	0.252 BSC		
М	0°	8°	0 °	8°	

ON Semiconductor and where registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclams any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of thers. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distibutors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asociated with such unintended or unauthorized use periors and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asociated with such unintended or unauthorized use perior and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asociated with such unintended or unauthorized use perior and expenses, and

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

MC74HC244ADT MC74HC244ADTR2 MC74HC244ADW MC74HC244ADWR2 MC74HC244AF MC74HC244AFEL MC74HC244AN MC74HC244ANG