

# 256K × 16 Static RAM

#### Features

- Temperature range:
  Commercial: 0 °C to 70 °C
  Automotive-A: -40 °C to 85 °C
- High speed □ t<sub>AA</sub> = 15 ns
- Low active power
- Low CMOS standby power □ 2.75 mW (max.)
- $\blacksquare$  2.0 V data retention (400  $\mu W$  at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free and non Pb-free 44-pin TSOP II and molded 44-pin (400-Mil) SOJ packages

#### **Functional Description**

The CY7C1041BN is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable  $\overline{(CE)}$ and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).


<u>Rea</u>ding from the device is <u>accomplished</u> by taking Chip Enable (CE) an<u>d</u> Output Enable (OE) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins  $(I/O_0 \text{ through } I/O_{15})$  are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041BN is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.

#### Logic Block Diagram



**Cypress Semiconductor Corporation** Document Number: 001-06496 Rev. \*L 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised April 15, 2019



#### Contents

Selection Guide	3
Pin Configurations	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagram	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	16



### **Selection Guide**

Description	-15	-20	Unit	
Maximum access time		15	20	ns
Maximum operating current	Commercial	190	170	mA
	Automotive-A	-	190	_
Maximum CMOS standby current	Commercial	0.5	0.5	mA
	Automotive-A	_	6	

#### **Pin Configurations**

Figure 1. 44-pin TSOP II / SOJ pinout (Top View) SOJ TSOP II Top View

	Top V	iew	_
A <sub>0</sub> E	1	44	□ A <sub>17</sub>
A <sub>1</sub> C	2	43	$\Box A_{16}''$
A <sub>2</sub> L	3	42	A15
A <sub>3</sub> ⊑	4	41	I OË
A <sub>4</sub> L	5	40	BHE
CĒĽ	6	39	BLE
I/O <sub>0</sub> ⊑	7	38	1/O <sub>15</sub>
I/O <sub>1</sub> [	8	37	□ I/O <sub>14</sub>
I/O <sub>2</sub> □	9	36	□ I/O <sub>13</sub>
I/O3 □	10	35	I/012
V <sub>CC</sub> L	11	34	L V <sub>SS</sub>
V <sub>SS</sub> 🗆	12	33	Vcc
I/O <sub>4</sub>	13	32	$1/0_{11}$
I/O <sub>5</sub> ⊑	14	31	I/O <sub>10</sub>
I/O <sub>6</sub> ⊑	15	30	1/O <sub>9</sub>
1 <u>/07</u>	16	29	1/0 <sub>8</sub>
WEL	17	28	NC
A <sub>5</sub> L	18	27	A <sub>14</sub>
A <sub>6</sub> L	19	26	A <sub>13</sub>
	20	25	A <sub>12</sub>
	21	24	
Ag _	22	23	A <sub>10</sub>



#### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °	С
Ambient temperature with power applied	С
Supply voltage on $V_{CC}$ to relative $GND^{\left[1\right]}$ –0.5 V to +7.0	v

DC voltage applied to output	ts
in High Z State <sup>[1]</sup>	ts –0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage [1]	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	

#### **Operating Range**

Range	V <sub>cc</sub>	
Commercial	0 °C to +70 °C	5 V ± 0.5
Automotive-A	–40 °C to +85 °C	

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			-15	-20		Unit
Farameter	Description	Test conditions			Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	Min V <sub>CC</sub> , I <sub>OH</sub> = $-4.0$	mA	2.4	-	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	Min V <sub>CC</sub> , I <sub>OL</sub> = 8.0 n	۱A	-	0.4	-	0.4	V
V <sub>IH</sub> <sup>[1]</sup>	Input HIGH voltage	-		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub> <sup>[1]</sup>	Input LOW voltage	-		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input load current	$GND \leq V_{IN} \leq V_{CC}$			+1	-1	+1	μA
I <sub>OZ</sub>	Output leakage current	GND <u>&lt;</u> V <sub>OUT</sub> ≤ V <sub>CC</sub> , Disabled	GND <u>≤</u> V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled			-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	Max V <sub>CC</sub> ,	Commercial	—	190	-	170	mA
		$f = f_{MAX} = 1/t_{RC}$	Automotive-A	_	_	-	190	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IH}}, \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or } V_{\text{IN}} \leq V_{\text{IL}}, \ \text{f} = \text{f}_{\text{MAX}} \end{array}$		-	40	-	40	mA
I <sub>SB2</sub>	Automatic CE power-down	Max V <sub>CC</sub> ,	Commercial	-	0.5	-	0.5	mA
	current – CMOS inputs	$\begin{array}{l} \text{CE} \geq V_{CC} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq V_{CC} - 0.3 \text{ V}, \\ \text{or } \text{V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = 0 \end{array}$	Automotive-A	-	_	-	6	mA


Notes 1.  $V_{IL}$  (min.) = -2.0 V for pulse durations of less than 20 ns. 2.  $T_A$  is the case temperature.



#### Capacitance

Parameter <sup>[3]</sup>	ameter <sup>[3]</sup> Description Test Conditions			
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

## AC Test Loads and Waveforms




#### **Data Retention Characteristics**

Over the Operating Range (Commercial only)

Parameter	Description	Min	Max	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for data retention	-	2.0	-	V
I <sub>CCDR</sub>	Data retention current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0 \text{ V},$ CE $\geq V_{CC} - 0.3 \text{ V},$	-	200	μA
ODIN	Chip deselect to data retention time	CE ≥ V <sub>CC</sub> – 0.3 V, V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.3 V or V <sub>IN</sub> ≤ 0.3 V	0	_	ns
t <sub>R</sub> [6]	Operation recovery time		t <sub>RC</sub>	-	ns

#### **Data Retention Waveform**

Figure 3. Data Retention Waveform



#### Notes

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. No input may exceed V<sub>CC</sub> + 0.5 V.
- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6.  $t_r \le 3$  ns for the -15 speed.  $t_r \le 5$  ns for the -20 and slower speeds.



#### **Switching Characteristics**

Over the Operating Range

Parameter [7]	Description	-	15	-20		11
Parameter 11	Description	Min	Max	Min	Max	Unit
Read Cycle					•	
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[8]</sup>	1	-	1	_	μS
t <sub>RC</sub>	Read cycle time	15	-	20	-	ns
t <sub>AA</sub>	Address to data valid	-	15	-	20	ns
t <sub>OHA</sub>	Data hold from address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	_	15	_	20	ns
t <sub>DOE</sub>	OE LOW to data valid	_	7	_	8	ns
t <sub>LZOE</sub>	OE LOW to low Z	0	_	0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[9, 10]</sup>	_	7	_	8	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[10]</sup>	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[9, 10]</sup>	_	7	_	8	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	15	_	20	ns
t <sub>DBE</sub>	Byte enable to data valid	_	7	_	8	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	_	0	_	ns
t <sub>HZBE</sub>	Byte disable to high Z	_	7	_	8	ns
Write Cycle [11	,12]	•		•	•	
t <sub>WC</sub>	Write cycle time	15	_	20	_	ns
t <sub>SCE</sub>	CE LOW to write end	12	_	13	_	ns
t <sub>AW</sub>	Address setup to write end	12	-	13	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	12	-	13	_	ns
t <sub>SD</sub>	Data setup to write end	8	-	9	_	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[13]</sup>	3	-	3	-	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[13, 14]</sup>	-	7	-	8	ns
t <sub>BW</sub>	Byte enable to end of write	12	-	13	-	ns


Notes


- 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 8. This part has a voltage regulator which steps down the voltage from 5 V to 3.3 V internally.  $t_{power}$  time has to be provided initially before a read/write operation is started. 9.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage. 10. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 11. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

<sup>12.</sup> The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ . 13. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  for any given device. 14.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage.



#### **Switching Waveforms**





#### Notes

- 15. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BHE} = V_{IL}$ . 16. WE is HIGH for read cycle. 17. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



#### Switching Waveforms (continued)




Figure 6. Write Cycle No. 1 (CE Controlled) <sup>[18, 19]</sup>

#### Notes

Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



#### Switching Waveforms (continued)




Figure 8. Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) [20]



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs disabled	Active (I <sub>CC</sub> )




#### **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

S	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
	20	CY7C1041BN-20ZSXA	51-85087	44-pin TSOP Type II	Automotive-A


#### **Ordering Code Definitions**





#### Package Diagram

Figure 9. 44-pin TSOP II Package Outline, 51-85087






### Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
pF	picofarad
V	volt
W	watt





# **Document History Page**

Revision	ECN	Orig. of	Submission	Description of Change
		Change	Date	
**	424111	NXR	02/02/2006	New data sheet.
*A	498575	NXR	08/31/2006	Added Automotive-A Temperature Range related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*В	2897061	AJU	03/22/2010	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85082 – Changed revision from *B to *C. spec 51-85087 – Changed revision from *A to *C.
*C	2906679	NXR	04/07/2010	Updated Ordering Information: Updated part numbers.
*D	3086674	PRAS	11/15/2010	Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Updated Package Diagram: Removed spec 51-85082 *C. Added Acronyms. Updated to new template.
*E	3232637	PRAS	04/20/2011	Updated Electrical Characteristics: Changed unit for $I_{IX}$ and $I_{OZ}$ parameters from mA to $\mu$ A. Added Units of Measure. Updated to new template.
*F	3383869	TAVA	09/26/2011	Removed Industrial Temperature Range related information in all instances across the document. Replaced "Commercial-L" with "Commercial" in all instances across the document. Rearranged sections for better clarity. Updated Switching Waveforms: Modified the notes in figures under Read cycle and Write cycle sections. Updated Package Diagram: spec 51-85087 – Changed revision from *C to *D. Completing Sunset Review.
*G	4113666	VINI	09/04/2013	Updated Package Diagram: spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*H	4545523	VINI	10/20/2014	Updated Features: Removed "1540 mW (max.)" under "Low active power". Updated Truth Table: Added a row in the last (to show what happens when both BLE and BHE are high). Completing Sunset Review.
*	4576406	VINI	01/16/2015	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end Updated Switching Waveforms: Added Note 20 and referred the same note in Figure 8.



### Document History Page (continued)

Document Title: CY7C1041BN, 256K × 16 Static RAM Document Number: 001-06496				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*J	5508709	VINI	11/03/2016	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*K	5977242	AESATMP8	11/27/2017	Updated Cypress Logo and Copyright.
*L	6544621	VINI	04/15/2019	Updated to new template.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2006–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software the Software then Cypress hardware produces, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.